whitequark[m] changed the topic of #glasgow to: glasgow interface explorer · code https://github.com/GlasgowEmbedded/glasgow · logs https://freenode.irclog.whitequark.org/glasgow · discord https://1bitsquared.com/pages/chat · production https://www.crowdsupply.com/1bitsquared/glasgow · CrowdSupply campaign is FUNDED
<d1b2> <rwhitby> @electronic_eel: this is what you meant for VBUS_DFP to TVS?
<d1b2> <rwhitby> Also changed location of the TARGET and SNOOP labels
nicoo has quit [Remote host closed the connection]
nicoo has joined #glasgow
d_olex has joined #glasgow
d_olex has quit [Ping timeout: 240 seconds]
<d1b2> <rwhitby> Now I need to move the USBC connectors ...
d_olex has joined #glasgow
d_olex has quit [Ping timeout: 240 seconds]
<d1b2> <rwhitby> Is that SNOOP silk going to be legible, or will it bleed into the connector and TVS. JLCPCB 4 layer board.
<d1b2> <rwhitby> The other option is to put it on the other side of the TVS, but then it's not clearly related to the connector rather than the TVS.
GNUmoon has quit [Ping timeout: 268 seconds]
d_olex has joined #glasgow
<d1b2> <konsgn[no-Mic]> you could surround it with lines
<d1b2> <konsgn[no-Mic]> Like the glasgow in how it breaks apart the functional sections
d_olex has quit [Ping timeout: 260 seconds]
Guest14107 has quit [Ping timeout: 244 seconds]
<d1b2> <rwhitby> I decided to prioritise the TVS
Guest99088 has joined #glasgow
d_olex has joined #glasgow
d_olex has quit [Ping timeout: 240 seconds]
GNUmoon has joined #glasgow
d_olex has joined #glasgow
PyroPeter_ has joined #glasgow
GNUmoon has quit [Ping timeout: 268 seconds]
nicoo has quit [Ping timeout: 268 seconds]
PyroPeter has quit [Ping timeout: 240 seconds]
PyroPeter_ is now known as PyroPeter
d_olex has quit [Ping timeout: 260 seconds]
nicoo has joined #glasgow
GNUmoon has joined #glasgow
PyroPeter_ has joined #glasgow
PyroPeter has quit [Ping timeout: 245 seconds]
PyroPeter_ is now known as PyroPeter
d_olex has joined #glasgow
d_olex has quit [Ping timeout: 264 seconds]
d_olex has joined #glasgow
balrog has quit [Ping timeout: 260 seconds]
balrog has joined #glasgow
GNUmoon has quit [Ping timeout: 268 seconds]
aquijoule_ has quit [Remote host closed the connection]
aquijoule_ has joined #glasgow
balrog has quit [Ping timeout: 260 seconds]
balrog has joined #glasgow
GNUmoon has joined #glasgow
balrog has quit [Ping timeout: 264 seconds]
balrog has joined #glasgow
d_olex has quit [Ping timeout: 245 seconds]
d_olex has joined #glasgow
GNUmoon has quit [Remote host closed the connection]
balrog has quit [Ping timeout: 240 seconds]
balrog has joined #glasgow
FFY00 has joined #glasgow
FFY00_ has quit [Ping timeout: 260 seconds]
<d1b2> <rwhitby> Front Silk starting to look close to complete.
FFY00 has quit [Ping timeout: 260 seconds]
d_olex_ has joined #glasgow
d_olex has quit [Ping timeout: 260 seconds]
nicoo has quit [Ping timeout: 268 seconds]
nicooo has joined #glasgow
d_olex_ has quit [Ping timeout: 245 seconds]
d_olex has joined #glasgow
d_olex has quit [Ping timeout: 240 seconds]
GNUmoon has joined #glasgow
d_olex has joined #glasgow
d_olex has quit [Ping timeout: 260 seconds]
nicooo has quit [Ping timeout: 268 seconds]
nicooo has joined #glasgow
d_olex has joined #glasgow
nicooo has quit [Ping timeout: 268 seconds]
d_olex has quit [Ping timeout: 240 seconds]
nicooo has joined #glasgow
d_olex has joined #glasgow
anuejn_ is now known as anuejn
balrog has quit [Ping timeout: 245 seconds]
balrog has joined #glasgow
FFY00 has joined #glasgow
nicooo is now known as nicoo
d_olex_ has joined #glasgow
d_olex has quit [Ping timeout: 245 seconds]
bvernoux has quit [Quit: Leaving]
<electronic_eel> rwhitby: VBUS_DFP to TVS trace is now looking good on your screenshot
<electronic_eel> also i like the section thing you did with the silkscreen on the top side
GNUmoon has quit [Ping timeout: 268 seconds]
interruptinuse has quit [Ping timeout: 256 seconds]
interruptinuse has joined #glasgow
Lofty has quit [Ping timeout: 256 seconds]
ZirconiumX has joined #glasgow
ZirconiumX is now known as Lofty
FFY00_ has joined #glasgow
FFY00 has quit [Ping timeout: 260 seconds]
GNUmoon has joined #glasgow
V is now known as v
v is now known as V
edef is now known as EDEF
<d1b2> <TomKeddie> @rwhitby On the stream just now I think Thomas Flummer was suggesting high profile 2x10 sockets for the add-on - eg. https://www.toby.co.uk/board-to-board-pcb-connectors/254mm-sockets/b06d-valcon-254mm-dual-row-socket-strip-with-polarising-bump-84mm-profile/B06d-20-AGAA1-G/
<d1b2> <thomasflummer> These connectors are the same family as the ones used for add-ons to electronic badges, and as I remember, the PCB does not sit flat on the outer housing, there is a little space...
<d1b2> <rwhitby> Is that just a bom change with compatible footprint?
<d1b2> <thomasflummer> Yeah, they should be 2.54mm spaced, and the shrouds on the glasgow should have space for the extra plastic in each end
<d1b2> <thomasflummer> if you switch to 2mm PCB, the pins for jumbers will also not stick out as much on the bottom, but 2mm PCB is thick and cost more...
<d1b2> <thomasflummer> and the USB-C connectors will likely not reach all the way through (the mechanical pins)
<d1b2> <thomasflummer> There might actually be a clash with the pins closest to the two connectors... since these stick out in both ends...
<d1b2> <rwhitby> @electronic_eel: v0.8b uploaded FYI
<d1b2> <thomasflummer> there is also a notch that will cover the numbers 3 and 4... maybe you should just use the regular non-keyed headers... they are also MUCH easier to source...
<d1b2> <thomasflummer> and the key isn't that important here (won't really add a lot of protection), since it's somewhat unlikely to attach the add-on, hanging out the side 😉
<d1b2> <rwhitby> oh, the numbers on the back aren't that important
<d1b2> <rwhitby> agreed that the key doesn't really help anything 🙂
<d1b2> <rwhitby> (for a two port board)
<d1b2> <rwhitby> hence rounded at bottom and square at top for this board
<d1b2> <thomasflummer> the keyed ones usually sit a bit better in the shroud, but with a total of 40 pins, it won't fall of by itself...
<d1b2> <rwhitby> @electronic_eel: I ripped out and layed out the central area of the board again, so I got even more PCB practice 🙂
<d1b2> <rwhitby> Looking for any issues I may have introduced around the connectors with the new layout.
<d1b2> <rwhitby> Is it OK to have one signal wire in the middle of the internal power plane like this? It doesn't block any power region filling (I still need to do that).
<d1b2> <xabean> O
<d1b2> <Attie> ( @xabean - IRC clients won't see your edit... )
<d1b2> <xabean> thx.
<d1b2> <xabean> @rwhitby I'm no expert here, but isn't DUT (device under test) more common? Would DUT and Monitor make sense?