ChanServ changed the topic of #nmigen to: nMigen hardware description language · code at https://github.com/nmigen · logs at https://freenode.irclog.whitequark.org/nmigen · IRC meetings each Monday at 1800 UTC · next meeting September 14th
<awygle> hm. cxxsim/cxxrtl can only handle synthesizable verilog. verilator can handle this simulation model but not nmigen code. i guess i need to either output the nmigen as verilog and include the output in a verilator sim or try to simultaneously run cxxrtl _and_ verilator C++, which seems.... like a bad idea lol
jaseg has quit [Ping timeout: 244 seconds]
jaseg has joined #nmigen
PyroPeter_ has joined #nmigen
Degi has quit [Ping timeout: 240 seconds]
PyroPeter has quit [Ping timeout: 240 seconds]
PyroPeter_ is now known as PyroPeter
Degi has joined #nmigen
electronic_eel has quit [Ping timeout: 240 seconds]
electronic_eel has joined #nmigen
TiltMeSenpai has quit [Quit: TiltMeSenpai]
jjeanthom has joined #nmigen
jjeanthom has quit [Ping timeout: 256 seconds]
chipmuenk has joined #nmigen
jjeanthom has joined #nmigen
emeb_mac has quit [Quit: Leaving.]
smkz has quit [Quit: @]
smkz has joined #nmigen
awe001 has joined #nmigen
lkcl__ has quit [Ping timeout: 260 seconds]
lkcl__ has joined #nmigen
jimr has joined #nmigen
jimr has quit [Quit: Textual IRC Client: www.textualapp.com]
jjeanthom has quit [Ping timeout: 258 seconds]
whitequa1k is now known as whitequark
emeb has joined #nmigen
chipmuenk has quit [Quit: chipmuenk]
jjeanthom has joined #nmigen
awe002 has joined #nmigen
awe001 has quit [Ping timeout: 256 seconds]
jjeanthom has quit [Ping timeout: 258 seconds]
jjeanthom has joined #nmigen
jjeanthom has quit [Ping timeout: 272 seconds]
awe003 has joined #nmigen
awe003 has quit [Client Quit]
awe002 has quit [Ping timeout: 260 seconds]
Asu has joined #nmigen
<mithro> whitequark: Finally finished of the sphinxcontrib-hdl-diagram stuff -- https://sphinxcontrib-hdl-diagrams.readthedocs.io/en/latest/directives/hdl-diagram.html#nmigen
<mithro> whitequark: Still a few more things to clean up around using yowasp and similar stuff
<whitequark> mithro: thanks! that'll come in very handy with nmigen docs
<d1b2> <Banana Phone> I finally got my ripple carry adder working
<d1b2> <Banana Phone> Once I learn nmigen I'd be happy to contribute to the documentation if that'd be helpful
<mithro> @whitequark Please do report bugs, the antmicro team will work on fixing them but it might take a bit
emeb_mac has joined #nmigen
<tannewt> looks neat mithro!
Asu has quit [Quit: Konversation terminated!]
jjeanthom has joined #nmigen
<_whitenotifier-f> [nmigen] jfng synchronize pull request #499: hdl.mem: document ReadPort and WritePort. - https://git.io/JU4Ve
<_whitenotifier-f> [nmigen] jfng commented on pull request #499: hdl.mem: document ReadPort and WritePort. - https://git.io/JURmv
jjeanthom has quit [Ping timeout: 272 seconds]