clifford changed the topic of #yosys to: Yosys Open SYnthesis Suite: http://www.clifford.at/yosys/ -- Channel Logs: https://irclog.whitequark.org/yosys
promach_ has joined #yosys
dys has quit [Ping timeout: 240 seconds]
leviathanch has joined #yosys
sklv has quit [Quit: quit]
leviathanch has quit [Remote host closed the connection]
promach_ has quit [Quit: Leaving]
digshadow has quit [Ping timeout: 240 seconds]
ZipCPU|Laptop has quit [Ping timeout: 248 seconds]
captain_morgan has quit [Ping timeout: 248 seconds]
pepijndevos has quit [Ping timeout: 248 seconds]
promach has quit [Ping timeout: 248 seconds]
qu1j0t3 has quit [Ping timeout: 248 seconds]
waylon531 has quit [Ping timeout: 248 seconds]
waylon531 has joined #yosys
pepijndevos has joined #yosys
ZipCPU|Laptop has joined #yosys
captain_morgan has joined #yosys
qu1j0t3 has joined #yosys
stoopkid has quit [Ping timeout: 250 seconds]
oldtopman has quit [Ping timeout: 250 seconds]
swick has quit [Ping timeout: 246 seconds]
Guest89866 has quit [Ping timeout: 240 seconds]
marbler has quit [Ping timeout: 264 seconds]
lok[m] has quit [Ping timeout: 264 seconds]
pointfree1 has quit [Ping timeout: 276 seconds]
stoopkid has joined #yosys
ekiwi has joined #yosys
aynah[m] has quit [Ping timeout: 264 seconds]
oldtopman has joined #yosys
promach has joined #yosys
sunxi_fan has joined #yosys
sunxi_fan has quit [Ping timeout: 240 seconds]
jhol has quit [Quit: Coyote finally caught me]
jhol has joined #yosys
ekiwi has quit [Quit: ekiwi]
aw- has joined #yosys
aynah[m] has joined #yosys
oldtopman has quit [Ping timeout: 252 seconds]
ssb_ has joined #yosys
fouric has quit [Ping timeout: 248 seconds]
hobbes- has quit [Ping timeout: 248 seconds]
ssb has quit [Ping timeout: 248 seconds]
hobbes- has joined #yosys
fouric has joined #yosys
pointfree1 has joined #yosys
marbler has joined #yosys
swick has joined #yosys
Guest41846 has joined #yosys
Max`P has joined #yosys
aynah[m] has quit [*.net *.split]
Max-P has quit [*.net *.split]
Max`P is now known as Max-P
ssb_ is now known as ssb
aynah[m] has joined #yosys
lok[m] has joined #yosys
_whitelogger has joined #yosys
nrossi has joined #yosys
FabM has joined #yosys
pie__ has joined #yosys
pie_ has quit [Ping timeout: 240 seconds]
proteus-guy has quit [Ping timeout: 252 seconds]
proteus-guy has joined #yosys
digshadow has joined #yosys
dys has joined #yosys
aw- has quit [Quit: Leaving.]
pie__ has quit [Ping timeout: 268 seconds]
aw- has joined #yosys
AlexDaniel has quit [Remote host closed the connection]
AlexDani` has joined #yosys
dys has quit [Ping timeout: 268 seconds]
proteus-guy has quit [Ping timeout: 240 seconds]
nurelin has quit [Remote host closed the connection]
nurelin has joined #yosys
proteus-guy has joined #yosys
dys has joined #yosys
sklv has joined #yosys
sklv has quit [Client Quit]
sklv has joined #yosys
aw-1 has joined #yosys
aw- has quit [Ping timeout: 240 seconds]
pie__ has joined #yosys
AlexDani` is now known as AlexDaniel
aw-1 has quit [Ping timeout: 240 seconds]
jhol has quit [Ping timeout: 250 seconds]
aw- has joined #yosys
jhol has joined #yosys
ZipCPU|Laptop has quit [Quit: Transitioning to a lower energy state]
eduardo_ has joined #yosys
eduardo has quit [Ping timeout: 240 seconds]
pie__ has quit [Ping timeout: 240 seconds]
pie__ has joined #yosys
<awygle> Where can I find the documentation for clk2ff or dff2clk or whatever it's called? Is that a Yosys pass?
<ZipCPU> I think so .... check the yosys doc's ... it should be within there.
<awygle> Ah OK it's clk2fflogic
<awygle> Which is a pass, and replaces clocks with derivatives of the global clock
<awygle> Presumably this is for verifying multi clock designs?
<ZipCPU> Actually, I think it's the opposite.
<awygle> How so?
<ZipCPU> I think clk2fflogic gets rid of the clock entirely, and replaces all clocked logic with the internally generated $global_clock.
<ZipCPU> The problem then, though, is that you'll watch your logic within your VCD files change ... without the clock line changing.
pie__ has quit [Remote host closed the connection]
pie__ has joined #yosys
aw- has quit [Ping timeout: 268 seconds]
aw- has joined #yosys
<awygle> Well, yes. But surely the only reason to do such a thing is for formal verification of cross-clock designs.
<awygle> For unclocked designs there's nothing to remove, and for single clock designs there's no need to change anything
<ZipCPU> Look at it this way ... I've often gone through some hoops to create a simulated i_clk, such as assuming that it changes on every $global_clock, etc.
<ZipCPU> If you set opt2fflogic, IIRC, you don't need to do that at all--it just ignores the clock wire.
aw- has quit [Client Quit]
<awygle> Ah, I see. I'll have to try that out
pie__ has quit [Ping timeout: 268 seconds]
pie_ has joined #yosys
proteus-guy has quit [Ping timeout: 240 seconds]
proteus-guy has joined #yosys
digshadow has quit [Ping timeout: 240 seconds]
FabM has quit [Remote host closed the connection]
digshadow has joined #yosys
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
proteus-guy has quit [Ping timeout: 268 seconds]
digshadow has quit [Ping timeout: 246 seconds]
proteus-guy has joined #yosys
digshadow has joined #yosys
kerel has quit [Ping timeout: 240 seconds]
kerel has joined #yosys
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
pie_ has quit [Read error: Connection reset by peer]
pie_ has joined #yosys
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
sklv has quit [Remote host closed the connection]
sklv has joined #yosys