Sellerie has quit [Quit: Ping timeout (120 seconds)]
Sellerie has joined #glasgow
robbi5 has quit [Quit: robbi5]
Stormwind_mobile has quit [Ping timeout: 240 seconds]
Stormwind_mobile has joined #glasgow
Stormwind_mobile has quit [Ping timeout: 240 seconds]
Stormwind_mobile has joined #glasgow
Stormwind_mobile has quit [Ping timeout: 240 seconds]
d0nker5 has quit [Ping timeout: 265 seconds]
Stormwind_mobile has joined #glasgow
Stormwind_mobile has quit [Ping timeout: 240 seconds]
Exec1N has quit [Quit: so long king Bowser]
Stormwind_mobile has joined #glasgow
Stormwind_mobile has quit [Ping timeout: 276 seconds]
Stormwind_mobile has joined #glasgow
d0nker5 has joined #glasgow
_whitelogger has joined #glasgow
Stormwind_mobile has quit [Ping timeout: 276 seconds]
Exec1N has joined #glasgow
pie_ has joined #glasgow
Stormwind_mobile has joined #glasgow
bgamari_ has quit [Ping timeout: 265 seconds]
Stormwind_mobile has quit [Ping timeout: 276 seconds]
Stormwind_mobile has joined #glasgow
Exec1N has quit [Ping timeout: 268 seconds]
bgamari has joined #glasgow
m4ssi has quit [Remote host closed the connection]
Exec1N has joined #glasgow
Exec1N has quit [Ping timeout: 265 seconds]
Stormwind_mobile has quit [Ping timeout: 245 seconds]
<hell__>
so I just had an idea
<hell__>
i have a mainboard with a 1.8V SPI flash chip, but most of my chips are 3.3V. since Glasgow has two level shifters, would it be stupid to connect the mainboard to bank A, a flash chip to bank B, and use the FPGA as a mere bridge?
<hell__>
this would also allow reflashing with the SPI applet without changing any physical wires, which is a significant advantage
Stormwind_mobile has joined #glasgow
Stormwind_mobile has quit [Ping timeout: 268 seconds]