dv_ has quit [Read error: Connection reset by peer]
dv_ has joined #imx6-dev
cnxsoft has joined #imx6-dev
cnxsoft has quit [Read error: Connection reset by peer]
cnxsoft1 has joined #imx6-dev
cnxsoft1 is now known as cnxsoft
cnxsoft has quit [Ping timeout: 246 seconds]
cnxsoft has joined #imx6-dev
frieder has joined #imx6-dev
fl0v0 has joined #imx6-dev
cnxsoft has quit [Remote host closed the connection]
zarzar has joined #imx6-dev
tomeu has quit [*.net *.split]
tomeu` has joined #imx6-dev
eduardas_m has joined #imx6-dev
tomeu` is now known as tomeu
tomeu is now known as tomeu`
tomeu` is now known as tomeu
frieder has quit [Remote host closed the connection]
eduardas_m has quit [Quit: Konversation terminated!]
fl0v0 has quit [Quit: Leaving.]
<zarzar>
hi i am looking for info about IOMUXC clock enable bits in the CCGR4 and CCGR2 registers, the fields are listed but are not defined, iomuxc_gpr_clk_enable, iomuxc_clk_enable, iomux_ipt_clk_io clock
<zarzar>
i cannot find the descriptions of these fields in the imx6 reference manual
<zarzar>
anyone know where to find the info?
<zarzar>
using the IMX6ULRM NXP iMX6 Reference Manual