lekernel changed the topic of #m-labs to: Mixxeo, Migen, MiSoC & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
sb0 has joined #m-labs
<sb0> 827 extra luts
<sb0> *817
<sb0> anyone tried the riscv llvm/gcc btw?
<sb0> that's with store buffer
<sb0> I guess Florent's numbers are for a small soc
<sb0> and mor1kx is more like 1.5x lm32
nicksydney has quit [Ping timeout: 244 seconds]
nicksydney has joined #m-labs
fengling has joined #m-labs
fengling has quit [Ping timeout: 245 seconds]
fengling has joined #m-labs
fengling has quit [Ping timeout: 264 seconds]
<kristianpaul> OSError: Failed to find flash proxy bitstream
<kristianpaul> so, i'm supposed to load fjmem-m1 and thats it?..
<kristianpaul> 1.5x is not that bad sb0, if the toolchain works well
fengling has joined #m-labs
bentley` has quit [Remote host closed the connection]
bentley` has joined #m-labs
<GitHub26> [artiq] sbourdeauducq pushed 1 new commit to master: http://git.io/f5uUcQ
<GitHub26> artiq/master c117089 Sebastien Bourdeauducq: parameter database writeback
<sb0> ah, we hit this python bug... https://hg.python.org/cpython/rev/e52d8e888df1
<sb0> llvm-lm32 builds again. yay!
<GitHub6> [artiq] sbourdeauducq pushed 1 new commit to master: http://git.io/Qh2wyw
<GitHub6> artiq/master b63b467 Sebastien Bourdeauducq: management/file_import: invalidate linecache if needed
fengling has quit [Quit: WeeChat 1.0]
_florent_ has joined #m-labs
<GitHub7> [artiq] sbourdeauducq pushed 1 new commit to master: http://git.io/fyc-Jg
<GitHub7> artiq/master 492ce16 Sebastien Bourdeauducq: artiq_run: use new dpdb, report changed parameters, remove function parameter, support run arguments
<GitHub184> [artiq] sbourdeauducq pushed 2 new commits to master: http://git.io/fkTo2A
<GitHub184> artiq/master be9f755 Sebastien Bourdeauducq: master/gui/client: run arguments support
<GitHub184> artiq/master 1407a48 Sebastien Bourdeauducq: examples: use run arguments
sb0 has quit [Quit: Leaving]
kmehall_ is now known as kmehall
mumptai has joined #m-labs
<kristianpaul> ysionneau: do you still have your m1?
<kristianpaul> wondering how u manage to flash misoc bios and bistream latelly
<kristianpaul> i still have all my urjtag scripts, wodering if the offsets are the same?
* kristianpaul still have troubles looking straight to python like code :p
<ysionneau> kristianpaul: yes I still have my M1
<ysionneau> you can use make.py to flash the board
<kristianpaul> did you get to work the urjtag for misoc?
<kristianpaul> s/get/got
<ysionneau> yes, the make.py is basically calling urjtag
<ysionneau> for the m1 board
<kristianpaul> but for the load bistream
<kristianpaul> works
<ysionneau> ok you need to put the flash proxy
<ysionneau> wait a sec
<kristianpaul> is not that fjmem?
<kristianpaul> sure..
<ysionneau> yes
<ysionneau> mkdir $HOME/.mlabs
<ysionneau> then put fjmem-1.bit in this newly created directory
<ysionneau> fjmem-m1.bit
<kristianpaul> that is not in the documentation :yunno:
<ysionneau> humm I thought it was but indeed I cannot see this in the instructions
<kristianpaul> good, is flashing now
<ysionneau> :)
<kristianpaul> hmm
<kristianpaul> pld reconfigure..
<kristianpaul> right?
<kristianpaul> for bouncing m1
<ysionneau> I usually unplug/replug power supply
<kristianpaul> i'm not at home..
<kristianpaul> ewww
<ysionneau> but that's not good for the plug
<ysionneau> but yes I think pld reconfigure is OK
<kristianpaul> is not indeed
<kristianpaul> will need a remote relay or something.. for now no bootscreen on ttyUSB0 :(
<ysionneau> you are using the lm32 or mor1kx cpu?
<ysionneau> did you reflash the bios as well?
mumptai has quit [Quit: Verlassend]