tpb has joined #litex
CarlFK has quit [Read error: No route to host]
CarlFK has joined #litex
CarlFK has quit [Client Quit]
freemint has quit [Ping timeout: 245 seconds]
kgugala has quit [Ping timeout: 245 seconds]
kgugala has joined #litex
CarlFK has joined #litex
CarlFK has quit [Read error: Connection reset by peer]
CarlFK has joined #litex
_whitelogger has joined #litex
futarisIRCcloud has joined #litex
CarlFK has quit [Ping timeout: 240 seconds]
_franck_ has joined #litex
freemint has joined #litex
_franck_ has quit [Remote host closed the connection]
freemint has quit [Remote host closed the connection]
freemint has joined #litex
freemint has quit [Remote host closed the connection]
freemint has joined #litex
CarlFK has joined #litex
CarlFK has quit [Quit: Leaving.]
freemint has quit [Remote host closed the connection]
freemint has joined #litex
<somlo> daveshah: `make prog` in TrellisBoard/gateware/simple gets me a spinning multicolored LED "snake" in the upper-right corner, I assume that means it works :)
<_florent_> Custom USB3 <--> PCIe cable :): https://github.com/enjoy-digital/usb3_pipe/issues/3#issuecomment-538501003 (to be able to test a USB3 Pipe with PCIe dev boards)
<tpb> Title: Define 7-Series/ECP5 Test Setup · Issue #3 · enjoy-digital/usb3_pipe · GitHub (at github.com)
<daveshah> somlo: very nice! Sounds like the chip is happy!
<somlo> \o/
<somlo> litex+rocket on the TrellisBoard is my goal for next week :)
<_florent_> somlo: nice!
<somlo> 85k ecp5 should be much less "cramped" than the Versa :)
<tpb> Title: litex-boards/trellisboard.py at master · litex-hub/litex-boards · GitHub (at github.com)
<somlo> daveshah: thanks, I'll start there!
<daveshah> It may only give 512MB by default without changes to soc_sdram
<somlo> I was about to study soc_sdram and how I could bypass the main wishbone bus and connect the sdram datapath directly to the rocket chip's cached axi port, natively at 64bit
<somlo> should be easy
<daveshah> Yeah, that makes sense
<somlo> but I decided to procrastinate and test the trellis board instead, it's Friday after all :)
<somlo> so all I'm saying is that tinkering with soc_sdram is a timely thing :)
freemint has quit [Remote host closed the connection]
freemint has joined #litex
CarlFK has joined #litex
freemint has quit [Remote host closed the connection]
freemint has joined #litex
<forksand> somlo: congrats looks great. :)
freeemint has joined #litex
freemint has quit [Remote host closed the connection]
<somlo> forksand: thanks, I'm really happy and relieved Sierra Circuits (protoexpress.com) managed to get it right
<somlo> but credit goes to daveshah for answering their pcb engineering questions, I personally felt lost in the sauce, like a meatball :D
<forksand> somlo: cool you went with sierra circuits / protoexpress. Had you used them before or had you seen that is who I used? Cuz that is who I used too.
<forksand> I went to the KiCAD conference website and checked out all the board houses that sponsored it and checked them out. I really like protoexpress ticketing system.
<somlo> forksand: they were recommended to me by my uni's ECE folks, total coincidence w.r.t. you using them as well :)
<forksand> somlo: it would be interesting to compare what tickets they created for you versus what tickets they created for me. I have most of them here: https://code.forksand.com/forksand/fs-TrellisBoard/issues?q=&type=all&state=closed&labels=1&milestone=0&assignee=0
<tpb> Title: Issues - fs-TrellisBoard - Fork Sand Source Code (at code.forksand.com)
<somlo> I could have pointed them at your order number for the q&a section of the process, had I known :)
<forksand> heh
<forksand> funny that of the boards not by dave, they've done both of them. :)
tpb has quit [Remote host closed the connection]