Zarutian has quit [Quit: Zarutian]
m_w has quit [Quit: Leaving]
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
pie_ has quit [Quit: Leaving]
<ZipCPU> They say that in the Army, the waters mighty fine. It's good on cuts and bruises, and tastes like iodine.
promach has joined ##openfpga
pie__ has quit [Ping timeout: 240 seconds]
<DocScrutinizer05> azonenberg: which filter?
<DocScrutinizer05> seems it's pretty "easy" to filter out dirt, bacteria etc. But what about toxic chemicals
digshadow has quit [Ping timeout: 256 seconds]
promach has quit [Ping timeout: 256 seconds]
<azonenberg> DocScrutinizer05: then iodine etc wont help either
<azonenberg> ditto for salt
<azonenberg> Distillation might, dependin on what's in it, but that generally isnt a field-serviceable technique
<rqou> activated charcoal?
<azonenberg> Generally if you're filtering drinking water it's clean rainwater from a mountain stream, lake, etc
<azonenberg> that's relatively free of anything but germs
<azonenberg> in SAR if we expected a lack of mostly-drinkable water we'd just bring it in from a treated source
<azonenberg> there's a large tank on our command post truck that we can load up personal canteens etc from
<rqou> azonenberg: on a completely different topic, how hacky would a completely unidirectional 10gbe link be?
<azonenberg> on what PHY
<azonenberg> Base-X?
<azonenberg> or Base-T
<rqou> base-x
<azonenberg> on the send side, easy
<azonenberg> i.e. tx only is fine
<azonenberg> RX only is trickier as the remote end wont send anything if it thinks the link is down
<rqou> ah ok
<rqou> i only need tx-onlky
<azonenberg> If your board was RX only you'd have to figure out a way to tell the far end the link is up (i.e. gadget on the far end that sends idle frames etc)
<lain> I think on my switch I can force it to think the link is up
<azonenberg> but if you want to just send data and discard all inbound stuff?
<rqou> i'm thinking about how to build a cheap "<all video crap> to pc" solution cheaply
<lain> with SFP's
<azonenberg> i see no problem with that
<azonenberg> But why would you want to do this?
<azonenberg> SFPs and commodity cable are duplex
<azonenberg> If your FPGA discards all inbound data thats fine
<rqou> the low end artix-7 parts only have 4 high speed transceivers
<azonenberg> ... oh
<azonenberg> LOL
<azonenberg> I see where this is going
<azonenberg> unidirectional xaui?
<rqou> so i was thinking "use the tx side to do 10gbe (xaui) and the rx side to do displayport rx"
<azonenberg> That bit might be tricky as i dont know if you can run the tx and rx quite that separate
<azonenberg> i think they may have to share a reference clock
<rqou> yeah i don't know if that works either
<azonenberg> but i'd have to go back and check the man page
<azonenberg> Doing 3.125 Gbps both ways to different endpoints is totally fine
promach has joined ##openfpga
<azonenberg> But different speeds, idk
<rqou> yeah i get the feeling that isn't what they're designed for :P
<azonenberg> Yeah but...
<azonenberg> you know what channel this is right? :p
<rqou> right
<rqou> :P
<rqou> anyways, it turns out "video crap" isn't a _complete_ ripoff because kintex parts are expensive :P
<azonenberg> Lol
<azonenberg> if you wanna talk video chat with matthaism in ##fpga
<azonenberg> his company does broadcast video stuff
<azonenberg> we're talking a giant stratix with three or four sodimms of ddr4
<rqou> nah this is just brainstorming for now
<azonenberg> umpteen gazillion HD-SDI inputs to a bunch of 10gbe and i think maybe 40gbe outputs
<rqou> the first "video crap" device i'm likely to build will probably be "
<rqou> "6mhz bandwidth ADC with video clamp analog stuff"
<rqou> e.g. a capture card that understands how to do "retro" broken-NTSC correctly
<azonenberg> Nice
<rqou> i bet those signals will make "broadcast video" people have a stroke :P
<azonenberg> lol
<azonenberg> Probably :p
<rqou> e.g. 240p-masquerading-as-480i-with-10%-faster-speed-and-slightly-off-black-levels :P
LoveMHz has quit [Quit: ZNC 1.6.3+deb1+trusty0 - http://znc.in]
<rqou> or how about ntsc-framerate-pal-modulation or pal-framerate-ntsc-modulation? :P
<rqou> btw you can totally put a sega genesis into the second state if you hack the vdp straps
<rqou> ntsc50 :P
m_w has joined ##openfpga
<rqou> an interesting project that i unfortunately don't have much time for is to have Someone Who Isn't Me write a h.264 encoder and then get whitequark to publish it
<rqou> anyways, i should do something productive today
<cr1901_modern> video clamp?
<rqou> there's some circuit you need to get the ac-coupled analog video signal into the middle of your adc range
<azonenberg> rqou: why not vp8?
<azonenberg> or similar
<rqou> it's often a bit weird/special-cased because most of the circuits rely on the video signal having periodic hsync pulses
<rqou> and they make e.g. "bottom of hsync" be 0V
<rqou> azonenberg: h.264 is much more widely supported than vp8?
<cr1901_modern> So if it's ac coupled then there's no DC bias, right?
<rqou> although vp8 has the advantage of not requiring Someone Who Isn't Me to write it :P
<azonenberg> My point exactly
<rqou> idk exactly what the specs are for analog video, but there may still be a dc bias
<rqou> idk what the passband is supposed to actually look like
<cr1901_modern> I'd prob have to see what you're trying to do to understand what you mean by clamp
azonenberg_work has quit [Ping timeout: 256 seconds]
<rqou> e.g. if your screen suddenly turns all white, that might introduce a slight dc bias
<rqou> afaik it is called a clamp because the circuits i've seen in various appnotes use a diode + some other stuff to clamp the lowest point of the signal (hopefully hsync) to 0V
promach has quit [Ping timeout: 258 seconds]
<DocScrutinizer05> azonenberg: you ever heard of OMAP PoP soldering warp issue (CPU chip 'PCB ring' bends up/down from thermal tension)?
* cr1901_modern thinks... yea, white in NTSC would be constant voltage separate by the sync regions IIRC
<cr1901_modern> that certainly would be a DC bias lol
<rqou> you can probably test your circuits on "that episode" of pokemon (with porygon) :P :P
<rqou> i expected that to be a link to the actual pokemon clip
<rqou> i am disappointed :P
<cr1901_modern> I'm not that cruel, even though YT's wonderful compression would've removed the seizure-inducing components.
<rqou> or the compression for the avi/wmv (i don't recall which) that the recording was originally released to the internet it?
azonenberg_work has joined ##openfpga
<lain> it's so disappointing when you finally find a copy of some song or mix or whatever, only to find that it's full of compression artifacts, and that it's the /original fucking master/
<lain> who even masters in mp3, honestly
<lain> :P
eightdot has quit [Ping timeout: 264 seconds]
<cr1901_modern> rqou: Prob seen this, but cool article: https://www.maximintegrated.com/en/app-notes/index.mvp/id/3303
<rqou> lain: i recall reading some random forum post where the poster claimed that he had some shady/pirate cd that he was ripping to vbr mp3
eightdot has joined ##openfpga
<rqou> except that it came out a constant 128kbps
<cr1901_modern> I don't think I knew any of this (or if I did, I forgot)
<rqou> yeah i was referring to exactly that appnote :P
<cr1901_modern> So basically you want to do a frameister that's FOSS
<cr1901_modern> (since frameister/framemeister can also handle that pseudo NTSC that's output by old consoles)
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
X-Scale has quit [Quit: HydraIRC -> http://www.hydrairc.com <- Like it? Visit #hydrairc on EFNet]
amclain has quit [Quit: Leaving]
wolfspra1l has quit [Ping timeout: 240 seconds]
Hootch has quit [Ping timeout: 268 seconds]
Hootch has joined ##openfpga
promach has joined ##openfpga
massi has joined ##openfpga
digshadow has joined ##openfpga
Bike has quit [Quit: leaving]
clifford has quit [Quit: Ex-Chat]
clifford has joined ##openfpga
azonenberg_work has quit [Ping timeout: 256 seconds]
azonenberg_work has joined ##openfpga
<rqou> wow flex/bison minutia are really poorly documented
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
<nats`> oky pll side is ok azonenberg
<nats`> drived by soft
<nats`> easy to use that's good :)
<nats`> I'll respin the board to fix some crap but it's usable :)
<rqou> hrm, i should probably fix the lexer bailing via "throw 1" whenever it hits an error :P
fpgacraft2 has quit [Read error: Connection reset by peer]
fpgacraft2 has joined ##openfpga
<rqou> initial code release of my vhdl parser: https://github.com/rqou/yavhdl
promach has quit [Ping timeout: 258 seconds]
promach has joined ##openfpga
<qu1j0t3> rqou: You mean in the TeXinfo manuals?
X-Scale has joined ##openfpga
amclain has joined ##openfpga
Bike has joined ##openfpga
digshadow has quit [Quit: Leaving.]
m_w has quit [Quit: leaving]
m_w has joined ##openfpga
promach has quit [Ping timeout: 256 seconds]
scrts has quit [Ping timeout: 260 seconds]
scrts has joined ##openfpga
massi has quit [Remote host closed the connection]
digshadow has joined ##openfpga
zino has quit [Remote host closed the connection]
scrts has quit [Ping timeout: 268 seconds]
scrts has joined ##openfpga
mifune has joined ##openfpga
zino has joined ##openfpga
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
Hootch has quit [Read error: Connection reset by peer]
kristianpaul has quit [Ping timeout: 245 seconds]
m_w has quit [Quit: Leaving]
pie__ has joined ##openfpga
pie__ has quit [Quit: Leaving]
mifune has quit [Ping timeout: 260 seconds]
cr1901_modern has quit [Read error: Connection reset by peer]
cr1901_modern has joined ##openfpga