azonenberg_work has quit [Ping timeout: 240 seconds]
m_t has quit [Quit: Leaving]
kristianpaul has quit [Quit: Lost terminal]
kristianpaul has joined ##openfpga
rohitksingh has joined ##openfpga
digshadow has quit [Ping timeout: 260 seconds]
azonenberg_work has joined ##openfpga
pie_ has quit [Ping timeout: 240 seconds]
rohitksingh has quit [Ping timeout: 240 seconds]
bitd has quit [Ping timeout: 265 seconds]
mumptai has joined ##openfpga
m_w has joined ##openfpga
bitd has joined ##openfpga
<openfpga-github>
[logtools] azonenberg pushed 1 new commit to master: https://git.io/fNsgu
<openfpga-github>
logtools/master 4df744a Andrew Zonenberg: Fixed signed/unsigned mismatch
<openfpga-bot>
[jtaghal] azonenberg pushed 2 new commits to master: https://git.io/fNsgK
<openfpga-bot>
jtaghal/master 9540092 Andrew Zonenberg: XilinxUltrascaleDevice: Fixed signed/unsigned mismatch
<openfpga-bot>
jtaghal/master e788eb2 Andrew Zonenberg: ARMAPBDevice: Added WriteRegisterBy* functions
<openfpga-bot>
[jtaghal] azonenberg pushed 3 new commits to master: https://git.io/fNsgF
<openfpga-bot>
jtaghal/master 79ed7cb Andrew Zonenberg: PipeJtagInterface: Fixed string parsing type mismatch
<openfpga-bot>
jtaghal/master 7786019 Andrew Zonenberg: DigilentJtagInterface: Fixed signed/unsigned mismatch
<openfpga-bot>
jtaghal/master c72df3e Andrew Zonenberg: LockableDevice: return sane default value if needed
<openfpga-bot>
[jtaghal] azonenberg pushed 4 new commits to master: https://git.io/fNs2O
<openfpga-bot>
jtaghal/master 9a8deb5 Andrew Zonenberg: Refactoring to move a bunch of ARM stuff to architecture base classes. Added initial Cortex-M4 support
<openfpga-bot>
jtaghal/master 3399dae Andrew Zonenberg: STMicroMicrocontroller: Commented out unused arguments
<openfpga-bot>
jtaghal/master ce87e83 Andrew Zonenberg: SerialNumberedDevice: Removed unused variables
rohitksingh has joined ##openfpga
X-Scale has joined ##openfpga
digshadow has joined ##openfpga
genii has quit [Read error: Connection reset by peer]
genii has joined ##openfpga
<elms>
Is anyone aware of an existing example of picosoc using ROM or instantiated memory instead of external flash?
Ekho has quit [Quit: An alternate universe was just created where I didn't leave. But here, I left you. I'm sorry.]
Ekho has joined ##openfpga
DingoSaar has quit [Ping timeout: 265 seconds]
Laksen has quit [Quit: Leaving]
rohitksingh has quit [Ping timeout: 240 seconds]
X-Scale has quit [Ping timeout: 244 seconds]
X-Scale has joined ##openfpga
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 240 seconds]
bitd has quit [Remote host closed the connection]
rohitksingh has joined ##openfpga
digshadow has quit [Quit: Leaving.]
<mithro>
tinyfpga: ping? Have you used picosoc with ROM?
<tinyfpga>
mithro: I’ve only used it with the memory-mapped SPI
<openfpga-bot>
[jtaghal] azonenberg pushed 1 new commit to master: https://git.io/fNsFz
<openfpga-bot>
jtaghal/master 29186dd Andrew Zonenberg: Fixed out-of-bounds read in JtagDevice (thanks asan)
<mithro>
tinyfpga: What did you do before SPI flash was working? :-P
<tinyfpga>
mithro: it was always working...just slowly st first
<mithro>
tinyfpga: So you had it initially working without DDR?
<daveshah>
mithro: from debugging down the same path myself
<daveshah>
If spi flash is unreliable, make sure negedge flip flops work properly
<unixb0y>
Hi guys :)
<daveshah>
They are used in the SPI flash module
<tinyfpga>
mithro: yes, I just used regular SPI mode without the extra IOs or DDR
<unixb0y>
mithro: how’s everything going?
<mithro>
Do we have a picosoc configuration which doesn't use any IO primitives?
<mithro>
unixb0y: Slowly making progress
<unixb0y>
Ok! 👌
<daveshah>
mithro: if you don't need anything more than plain SPI you can replace the IO primitives with hard inputs and outputs
<daveshah>
Obviously clock and cs just need to be outputs cl
<daveshah>
Cant remember which of io0 and io1 are input or output, but easy to check on spi flash datasheet