mithro has joined #m-labs
cfelton has joined #m-labs
<
mog>
can someone help me im trying to use latticemico system to generate an msb but the button is greyed out and it wont let me do it
<
mog>
has anyone seen this issue before?
sb0_ has joined #m-labs
<
sb0_>
mog, just use misoc instead of latticemico builder
fengling_ has joined #m-labs
fengling has quit [Ping timeout: 245 seconds]
<
mog>
sb0_, i want to learn how to use as few proprietary tools as possible, but i didnt find a tutorial for what im doing with misoc
<
mog>
i did figure it out lattice system wasnt seeing diamond correctly
<
sb0>
so what are you doing?
<
mog>
im trying to run a lm32 core to the xilinx dev board i just got
<
mog>
im sorry if my questions here have been ridiculous or dumb, im new to fpgas
<
sb0>
yes. and misoc is the best you can use for that.
<
sb0>
what board is it?
<
mog>
id like to learn. i almost have this done this way, but i would like to learn a better way to do it in future
<
mog>
i found a guide about getting lm32 working on a pappilio board, which is very similar to mine so i started there
<
sb0>
you can probably take the papilio mibuild platform file and change the pin assignments to match that board
<
mog>
thats what i would think
<
mog>
as pappilio is such a similar platform
<
mog>
hmm well looks like i am stuck ill try misoc now, cant get some of the lm32 code verilog to build this other way
mumptai has joined #m-labs
mumptai has quit [Remote host closed the connection]
sh4rm4 has joined #m-labs
Bertl is now known as Bertl_zZ
antgreen has quit [Remote host closed the connection]
sh4rm4 has quit [Ping timeout: 265 seconds]
sh4rm4 has joined #m-labs
sh4rm4 has quit [Remote host closed the connection]
sh4rm4 has joined #m-labs
sh[4]rm4 has joined #m-labs
sh4rm4 has quit [Ping timeout: 265 seconds]
nengel has quit [Remote host closed the connection]
nengel has joined #m-labs
antgreen has joined #m-labs
sh[4]rm4 has quit [Ping timeout: 265 seconds]
sh4rm4 has joined #m-labs
<
kristianpaul>
mog: what went wrong?
<
kristianpaul>
dint knew this board, Wolfrang was right when he said that market was getting filed with lx9/25 boards
<
kristianpaul>
two hdmi ports :o
<
ysionneau>
you always have to use a sdram controller, to control an sdram chip
<
ysionneau>
they just provide you with the source code of one
sb0_ has quit [Quit: Leaving]
<
kristianpaul>
ahh thats on the fpga as well..
<
kristianpaul>
for a moment i thought was an external IC
<
ysionneau>
yes it's provided as verilog files
<
ysionneau>
err it's provided as vhdl files :p
Bertl_zZ is now known as Bertl
sh4rm4 has quit [Ping timeout: 265 seconds]
mumptai has joined #m-labs
_florent_ has joined #m-labs
antgreen has quit [Ping timeout: 250 seconds]
<
mog>
kristianpaul, my problem was simple variables got renmaed in newer verion of lm stuff
<
mog>
i got it built as well as one built in misoc
sturmflut has joined #m-labs
antgreen has joined #m-labs
<
ysionneau>
mog: so, how is it going with MiSoC? Is it working fine?
<
mog>
i built a system on a chip i still need to finish porting it for my board. it shouldnt be too hard its very similar to a pappilio
<
ysionneau>
yes it seems so
antgreen has quit [Ping timeout: 240 seconds]
sturmflut_ has joined #m-labs
sturmflut has quit [Disconnected by services]
sturmflut_ is now known as sturmflut
<
kristianpaul>
i always find eye confusing the way migen asigns the ucf
<
kristianpaul>
find confusing to my eyes, (because of python), the pin asignements
<
kristianpaul>
but yeah ISE may apply to ;)
<
mog>
i always thought it was pronounce like ice
<
ysionneau>
I always procounced it like "eyes" but ... maybe it's I.S.E. or ice
sh4rm4 has joined #m-labs
_florent_ has quit [Quit: Leaving]
mumptai has quit [Quit: Verlassend]
kugg has quit [Ping timeout: 246 seconds]
kugg has joined #m-labs