Topic for #milkymist is now Radical Tech Coalition :: Milkymist One, Migen, Milkymist SoC & Flickernoise :: Logs: http://en.qi-hardware.com/mmlogs
_whitelogger [_whitelogger!~whitelogg@kaunan.whitequark.org] has joined #milkymist
_whitelogger0 [_whitelogger0!~whitelogg@kaunan.whitequark.org] has joined #milkymist
_whitelogger0 [_whitelogger0!~whitelogg@kaunan.whitequark.org] has joined #milkymist
_whitelogger [_whitelogger!~whitelogg@kaunan.whitequark.org] has joined #milkymist
xlq [xlq!~apropos@89-168-190-142.dynamic.dsl.as9105.com] has quit ["// FIXME"]
_whitelogger has joined #milkymist
nrlnd has quit [#milkymist]
peterkirn has joined #milkymist
elldekaa has joined #milkymist
DJTachyon has joined #milkymist
fpgaminer has joined #milkymist
<kristianpaul> fpgaminer: Hi
<kristianpaul> Your Verilog_Xilinx_Port works with a 50Mhz clock right?
<kristianpaul> I just got in sinthezised on my M1, but i'n sending data (64bits) and got no reply
<kristianpaul> i just noticed you use hash_clk for serial_transmit clock
<kristianpaul> but this is set to 50Mhz freq
<kristianpaul> but main pll is dividing clock freq by 2 it seems
<kristianpaul> ah this could ne, that i should enable the commented line with CLK2X..
<kristianpaul> btw your code is very nice well documented ;-)!!
<kristianpaul> ah indeed thats the problem, ClkFrequency should be 25000000