clifford changed the topic of #yosys to: Yosys Open SYnthesis Suite: http://www.clifford.at/yosys/ -- Channel Logs: https://irclog.whitequark.org/yosys
_whitelogger has joined #yosys
proteusguy has joined #yosys
proteusguy has quit [Max SendQ exceeded]
m_w has quit [Quit: leaving]
_whitelogger has joined #yosys
_whitelogger has joined #yosys
mbuf has joined #yosys
Guest62224 is now known as jayaura
dys has quit [Ping timeout: 240 seconds]
digshadow has quit [Ping timeout: 246 seconds]
eduardo__ has joined #yosys
nrossi has joined #yosys
eduardo_ has quit [Ping timeout: 264 seconds]
dys has joined #yosys
jophish has quit [Ping timeout: 258 seconds]
jophish has joined #yosys
leviathanch has joined #yosys
qu1j0t3 has quit [Ping timeout: 248 seconds]
promach has quit [Remote host closed the connection]
qu1j0t3 has joined #yosys
leviathanch has quit [Remote host closed the connection]
leviathanch has joined #yosys
promach has joined #yosys
digshadow has joined #yosys
digshadow has quit [Ping timeout: 248 seconds]
m_t has joined #yosys
<ZipCPU> YES!! I managed to get a WB -> AXI bridge to pass formal verification!
<ZipCPU> The task was made trickier by the fact that I allowed the AXI returns to come back out of order.
mbuf has quit [Quit: Leaving]
<shapr> ZipCPU: can you explain this to me? https://github.com/q3k/ctf/tree/master/Pwn2Win2017
<ZipCPU> Well ... let me take a peek and find out ...
<shapr> I think it's Python code used to reverse engineer an FPGA design...
<ZipCPU> I think I'm going to say, No.
<ZipCPU> Sorry.
<shapr> ok, thanks
<ZipCPU> That'd take a bit of work to reverse engineer and understand.
<shapr> oh, the proof of concept for my badge is working. Adafruit has a demo that changes LED colors based on IR codes, so I hacked that to also send IR codes to change LED colors on another badge.
<shapr> It's fun to watch two of those changing each other's colors
<ZipCPU> Heheh ... sounds like fun!
<shapr> yeah, next step is to write firefly code http://ncase.me/fireflies/
<shapr> ZipCPU: I'm jealous that you can list upcoming topics and actually write posts about those topics.
<ZipCPU> Why's that?
<shapr> My direction appears to be based on brownian motion.
* shapr reads the formal methods post
<ZipCPU> Ahh, okay, so you haven't compared the topic list to what I've actually written yet, then ;D
<shapr> well, the next post was about formal methods and I can read it!
<ZipCPU> It's actually been a big hit on Hacker News as well. I've gotten 4k+ hits since posting it.
<shapr> oh wow!
<ZipCPU> Typical articles are getting about 250+ hits or so. Those that hit hacker news big end up in the thousands. The clocks for software engineers post is in the 50k+ realm.
<shapr> oh that's why it's called a wishbone controller
<ZipCPU> Let's see 54k+ for the clocks for sw engineers post, 10k+ for the rules for newbits, 4k+ for the formal intro, nearly 1k hits for FPGA v ASIC, etc.
<shapr> sounds like you're gaining a good reader base
<ZipCPU> Yeah, I'm working on it ...
<ZipCPU> Still not enough shapr's reading it though ... ;)
<shapr> haha
<shapr> do you have more patreon subscribers?
<ZipCPU> I think I have eleven at my last count.
<shapr> nice!
mbock has joined #yosys
digshadow has joined #yosys
mbock has quit [Quit: Leaving.]
dys has quit [Ping timeout: 255 seconds]
adityaP has joined #yosys
digshadow has quit [Quit: Leaving.]
nrossi has quit [Quit: Connection closed for inactivity]
adityaP has quit [Quit: Connection closed for inactivity]
dkopotev has joined #yosys
m_t has quit [Quit: Leaving]
dkopotev has quit [Quit: Page closed]
digshadow has joined #yosys
dys has joined #yosys
leviathanch has quit [Remote host closed the connection]
eduardo__ has quit [Quit: Ex-Chat]
m_w has joined #yosys
dxld has quit [Ping timeout: 240 seconds]