<rqou>
that might be my client noticing that i am the one doing the notice
<rqou>
anyways, python asyncio is cool
<rqou>
no more subprocess insanity
nats` has quit [Ping timeout: 245 seconds]
nats` has joined ##openfpga
ZipCpu is now known as ZipCPU
pie__ has quit [Read error: Connection reset by peer]
pie__ has joined ##openfpga
marex-cloud has joined ##openfpga
<whitequark>
rqou: notice is the correct way to send bot messages to the channel
<whitequark>
beause other bots won't react to notices
<rqou>
i mean, they also won't respond to PRIVMSG if they're coded properly :P
<rqou>
i thought "not infinite-looping" is the most basic bot test case?
<whitequark>
dunno
<whitequark>
I also like notices because they clearly stand out
<rqou>
they really stand out for me because my client doesn't put them in the correct tab :P
<lain>
lool
<rqou>
offtopic: i don't get why everybody who tries to make an irc bot thing ends up reimplementing stuff like sasl
<rqou>
easy hack: just connect the bot to a bouncer like znc and have the bouncer do all the complicated stuff
<rqou>
magic, now the bot doesn't need to know anything about any sasl or nickserv
<cr1901_modern>
I don't... implement sasl?
m_t has joined ##openfpga
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
Ardeshir has quit [Remote host closed the connection]
carl0s has joined ##openfpga
<carl0s>
Hi pointfree, cyrozap, just did a quick reading on the advances on PSoC it's great ;D, i was checking the bin files of PSoC 4, i was keeping the --help commands results on here: http://uciee47.blogspot.mx/2017/01/cydsfitter.html , also saw that the schematic gets converted to verilog, and then to vh2 by the placer, which is from 2011 and proprietary, couldn't find information about it.
m_t has quit [Quit: Leaving]
carl0s has quit [Quit: Leaving]
digshadow has quit [Ping timeout: 245 seconds]
digshadow has joined ##openfpga
<cyrozap>
carl0s quit already, but for anyone reading the logs, the *.vh2 files are just VHDL files.
<cyrozap>
The HDL->bitstream flow seems to go like this:
<cyrozap>
1. User creates design by connecting blocks together in PSoC Creator and (optionally) defining their own blocks with Verilog.
<cyrozap>
2. PSoC Creator then uses that schematic to generate a bunch of Verilog.
<cyrozap>
(That Verilog is the $PROJECTNAME.v file.)
<cyrozap>
3. PSoC Creator then runs Warp to synthesize $PROJECTNAME.v, and through that process some other programs are run to flatten and link the Verilog and a bunch of Cypress VHDL libraries, creating the $PROJECTNAME.vh2 file.
digshadow1 has joined ##openfpga
digshadow has quit [Ping timeout: 240 seconds]
<cyrozap>
4. At some point a bunch of *_p.* files are generated.
<cyrozap>
5. The $PROJECTNAME_p.vh2 is used as the input netlist into sjplacer.exe
<cyrozap>
6. The $PROJECTNAME_r.vh2 is used as the input netlist into sjrouter.exe
<cyrozap>
7. Finally, the magic stork delivers a bitstream.
<cyrozap>
And that's about all I can figure out right now :P
massi has joined ##openfpga
<cyrozap>
Ok, I learned some stuff.
<cyrozap>
sjrouter.exe generates the *.route, *.rt_log, and *.tr files. The .route file is the real routing output and lists all the nets and their routing. The rt_log file is the log output from the router. The tr file is the timing report for the selected routes/nets.
<cyrozap>
Also, sjrouter.exe uses TCL scripts to parse the *.sdc file.
<cyrozap>
It looks like cydsfit.exe is the program that actually generates the bitstream, probably from the .route file.
<balrog>
cyrozap: some of those programs are licensed from third parties
<balrog>
I believe they have strings or help output that indicates as much
<cyrozap>
balrog: I'm aware.
Bike has quit [Quit: sleep, later]
scrts_ has quit [Ping timeout: 248 seconds]
pie__ has quit [Remote host closed the connection]
pie___ has joined ##openfpga
scrts has joined ##openfpga
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
qu1j0t3 has quit [Ping timeout: 272 seconds]
qu1j0t3 has joined ##openfpga
Ardeshir has joined ##openfpga
JvD_ has joined ##openfpga
Ardeshir has quit [Remote host closed the connection]
pie___ has quit [Ping timeout: 240 seconds]
pie___ has joined ##openfpga
pie___ has quit [Ping timeout: 256 seconds]
talsit has left ##openfpga [##openfpga]
eduardo_ has joined ##openfpga
eduardo__ has quit [Ping timeout: 245 seconds]
ZipCPU has quit [Ping timeout: 255 seconds]
ZipCPU|Laptop has quit [Ping timeout: 258 seconds]
<rqou>
offtopic: anyone willing to review my minecraft server <-> IRC bot for exploits?
<rqou>
i made Yet Another One because I wanted to play with asyncio
m_w has joined ##openfpga
digshadow1 has quit [Quit: Leaving.]
m_t has joined ##openfpga
<mtp>
this is mildly off-topic but would anyone happen to have the requisite tools for fucking with the DEFCON 18 badge, which is a MC56F800 microcontroller?
<rqou>
offtopic: minecraft for some reason still processes its bullshit U+00A7 control codes in /tellraw mode
<rqou>
and is also apparently not capable of rendering astral plane characters?
<rvense>
mtp: motorola 56k dsp thing?
<mtp>
rvense, something like that, yeah
<rqou>
but apparently minecraft can render U+FDFD ﷽
<mtp>
if i could dig up the DC18 disk it's supposedly on there
<rvense>
mtp: you might have to dig up codewarrior... not sure how much of that survived the nxp transition, but it should be downloadable
<mtp>
thx
<rvense>
or at least it will have been until recently :/
<mtp>
yeah i kinda got that
<mtp>
(fuck corporations)
<rqou>
U+304x ぁ あ ぃ い ぅ う ぇ え ぉ お か が き ぎ く
<rqou>
U+305x ぐ け げ こ ご さ ざ し じ す ず せ ぜ そ ぞ た
<rqou>
U+306x だ ち ぢ っ つ づ て で と ど な に ぬ ね の は
<rqou>
U+307x ば ぱ ひ び ぴ ふ ぶ ぷ へ べ ぺ ほ ぼ ぽ ま み
<rqou>
U+308x む め も ゃ や ゅ ゆ ょ よ ら り る れ ろ ゎ わ
<rqou>
U+309x ゐ ゑ を ん ゔ ゕ ゖ ゙ ゚ ゛ ゜ ゝ ゞ ゟ
<rqou>
oops
<rqou>
sorry
<rqou>
wrong chat
amclain has joined ##openfpga
<rqou>
offtopic request: join ##rqou__test and spam unicode bullshit and/or try to pop a shell on my laptop :P