focus has joined ##openfpga
scrts has quit [Ping timeout: 260 seconds]
scrts has joined ##openfpga
digshadow1 has joined ##openfpga
digshadow has quit [Read error: Connection reset by peer]
ZipCPU_ has joined ##openfpga
ZipCPU has left ##openfpga ["Leaving"]
ZipCPU_ is now known as ZipCPU
focus has quit [Quit: Page closed]
IRCFrEAK has joined ##openfpga
IRCFrEAK has left ##openfpga [##openfpga]
scrts has quit [Ping timeout: 260 seconds]
scrts has joined ##openfpga
JSharp has joined ##openfpga
promach has joined ##openfpga
openfpga-bb has quit [Ping timeout: 256 seconds]
azonenberg has quit [Ping timeout: 256 seconds]
azonenberg has joined ##openfpga
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
ZipCPU|Laptop has left ##openfpga ["Leaving"]
cosmobird has joined ##openfpga
cosmobird has quit [Ping timeout: 260 seconds]
madgoat has joined ##openfpga
madgoat has left ##openfpga [##openfpga]
DocScrutinizer05 has quit [Disconnected by services]
DocScrutinizer05 has joined ##openfpga
<
pointfree>
So many of these, such as the butterfly network, are super useful for generating PSoC bitstream.
digshadow1 has quit [Quit: Leaving.]
digshadow has joined ##openfpga
pie_ has quit [Ping timeout: 260 seconds]
<
DocScrutinizer05>
hmm
Hootch has joined ##openfpga
scrts has quit [Ping timeout: 260 seconds]
scrts has joined ##openfpga
l0ser has quit [Ping timeout: 260 seconds]
digshadow has quit [Quit: Leaving.]
digshadow has joined ##openfpga
kuldeep has quit [Read error: Connection reset by peer]
kuldeep_ has joined ##openfpga
Bike has quit [Quit: sleepin]
l0ser has joined ##openfpga
landley has quit [Ping timeout: 252 seconds]
<
eduardo__>
rqou: there is the theory floating around that Rust can be compiled to Verilog.
dx has quit [Quit: RIP]
dx has joined ##openfpga
scrts has quit [Ping timeout: 260 seconds]
scrts has joined ##openfpga
<
qu1j0t3>
pointfree: Seen Jörg Arndt, "Matters Computational"?
kuldeep has joined ##openfpga
kuldeep_ has quit [Remote host closed the connection]
promach has quit [Quit: Leaving]
cyrozap has quit [Ping timeout: 240 seconds]
kuldeep has quit [Ping timeout: 240 seconds]
scrts has quit [Ping timeout: 240 seconds]
cyrozap-ZNC has joined ##openfpga
scrts has joined ##openfpga
eduardo_ has joined ##openfpga
eduardo__ has quit [Ping timeout: 240 seconds]
<
pointfree>
qu1j0t3: Wow. Thank you. I had not seen it but I'm reading in it right now.
kuldeep has joined ##openfpga
Bike has joined ##openfpga
scrts has quit [Ping timeout: 255 seconds]
scrts has joined ##openfpga
<
qu1j0t3>
it's pretty nice. :)
digshadow has quit [Ping timeout: 268 seconds]
digshadow has joined ##openfpga
Hootch has quit [Quit: Leaving]
mifune has joined ##openfpga
mifune has joined ##openfpga
<
pointfree>
Do AND, OR, and NOT really form the most optimal Boolean algebra for logic synthesis?
scrts has quit [Ping timeout: 240 seconds]
mifune has quit [Read error: Connection reset by peer]
mifune has joined ##openfpga
mifune has joined ##openfpga
scrts has joined ##openfpga
eric_j has quit [Read error: Connection reset by peer]
eric_j has joined ##openfpga
mifune has quit [Read error: Connection reset by peer]
mifune has joined ##openfpga
m_w has quit [Quit: leaving]
scrts has quit [Ping timeout: 268 seconds]
scrts has joined ##openfpga
l0ser has left ##openfpga ["Leaving"]
m_w has joined ##openfpga
mifune has quit [Ping timeout: 260 seconds]
m_w has quit [Client Quit]
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
azonenberg_work has joined ##openfpga
scrts has quit [Ping timeout: 260 seconds]
scrts has joined ##openfpga
azonenberg_work has quit [Ping timeout: 255 seconds]