<wpwrak>
looks nice. but then, also verilog is not *that* bad.
<wpwrak>
would be interesting to see how that cx-lang compares to higher-level abstractions like the ones provided by migen
<kristianpaul>
i agree about verilog
<kristianpaul>
now even more than yosys is close to provide a full development stack for fgpas
<wpwrak>
yeah
<whitequark>
yosys is not really limited to verilog
<whitequark>
it's infinitely easier to make a decent yosys frontend than, uh, xst frontend or something
<kristianpaul>
what you mean?
<whitequark>
yosys is structured like a modern compiler. frontend, language-independent and FPGA-independent optimization passes, chip-specific backend
<whitequark>
which means that alternative frontends are nearly trivial to do
<whitequark>
and automatically receive the full gamut of optimizations and chip support
<qi-bot>
[commit] Maarten ter Huurne: Make sure inserting a new section doesn't change the selected section (master) http://qi-hw.com/p/gmenu2x/b6fcf0f
<qi-bot>
[commit] Maarten ter Huurne: Put code for moving links to a different section into Menu class (master) http://qi-hw.com/p/gmenu2x/8e76dff
<qi-bot>
[commit] Maarten ter Huurne: Put code to construct unique path into new utlity function uniquePath() (master) http://qi-hw.com/p/gmenu2x/1b54483
valhalla has quit [Ping timeout: 245 seconds]
valhalla has joined #qi-hardware
rjeffries_ has quit [Remote host closed the connection]