sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
attie has joined #m-labs
<sb0>
whitequark, maybe the tests can use some dedicated function for reporting instead of print()?
<GitHub>
[artiq] sbourdeauducq commented on issue #704: Adding the conda-forge channel before installing ARTIQ fixes the problem, as it installs pyqtgraph 0.10 then. AFAICT there are no adverse effects. https://github.com/m-labs/artiq/issues/704#issuecomment-292838083
<sb0>
this goes to the shield of the BNC used to measure ion current
<sb0>
avoiding ground loops?
<sb0>
shield circuit == R156 + C155
<sb0>
yeah, I suppose it's for avoiding ground loops
<whitequark>
sb0: then that would complicate running them with host python.
<whitequark>
and I think a better behavior for startup kernels is to redirect print() to core log, not just prohibit it.
<whitequark>
how do you suppose they should be debugged?
<sb0>
also is there any disadvantage to a large C151 (TIA stabilization cap) instead of optimizing it? this amp is basically taking DC, the bandwidth doesn't really matter
<sb0>
whitequark, sounds good
<whitequark>
well, there's rtio_log. but it's for different things.
<sb0>
is it what it is doing now? that should be documented, too
<sb0>
well I suppose large cap = more leakage
rohitksingh_work has joined #m-labs
<whitequark>
no, that's not what it's doing
<whitequark>
but it should be fairly easy to do this redirect
<sb0>
whitequark, ok, please do it, document it, and close the issue
sb0 has quit [Quit: Leaving]
<whitequark>
sure
sb0 has joined #m-labs
rohitksingh_work has quit [Ping timeout: 240 seconds]
rohitksingh_work has quit [Read error: Connection reset by peer]
<GitHub>
[artiq] whitequark commented on issue #712: That's what I expect from the current implementation, yes. I recall we've discussed this with @sbourdeauducq and decided that doing a syscall for every `rtio_output` is acceptable.... https://github.com/m-labs/artiq/issues/712#issuecomment-292943714
<GitHub>
[artiq] jordens commented on issue #712: Why does it have to go through the comms CPU at all? Why can't the kernel CPU own the DMA engine? Why does there need to be any shared memory between comms and kernel?... https://github.com/m-labs/artiq/issues/712#issuecomment-292946755
<GitHub>
[artiq] sbourdeauducq commented on issue #712: > But what I could rather easily do is accumulate RTIO events in some sort of static buffer, and only send a slice from the buffer over to comms CPU once in a while.... https://github.com/m-labs/artiq/issues/712#issuecomment-292965510
<rjo>
whitequark: maybe a difference is that i have an opinion how i want the compiler to behave. other users might just work around it...
<whitequark>
that could be
<GitHub>
[artiq] jordens commented on issue #714: ack. "better" just when prioritizing. the `.extend()` ability of `bytearray()` might make it more problematic again. what i'd like is a fixed size bytes/bytearray where i can set elements. https://github.com/m-labs/artiq/issues/714#issuecomment-293002947