<pie_>
i mean i guess this could be a good thing but i doubt its a good thing
<rqou>
eh, not any more insane than usual
<pie_>
one does not simply sack a bunch of their diplomats....do they?
<pie_>
unless theyre going to replace them with better people *eye-rolling optimism(
<Bike>
just keepin everybody on their toes, no doubt
<azonenberg>
pie_: the goal is less diplomacy happening
<azonenberg>
less people accomplishes that
<pie_>
:|
<pie_>
why i that good for anyone
<pie_>
*is
<Bike>
are you just now seeing 2017
<pie_>
Bike, im still avoiding it
<Bike>
that's fair.
<rqou>
i thought hungary would also be experiencing 2017? :P
<pie_>
idk, i nly really keep up with politics as much as i run across on the internet
<Bike>
my paycheck comes from a dude who didn't know what the department did and thought it should be shut down. 2017 is very 2017
<rqou>
although problems with trump get a lot more attention than problems with migrants
<pie_>
and a lot of the trump related stuff ive just not been looking at
<pie_>
oh right that stuff
<pie_>
well, rule of law still seems to stand here *glances around*
<pie_>
perception being key
<pie_>
good god america wtf
<Bike>
most of the secret police options are actually not liked by trumpists, with the exception of ICE, so they have to do nazi rallies instead, you know?
<pie_>
im already ashamed of calling myself american
<rqou>
aren't you still in hungary?
<pie_>
i am
<pie_>
so i just dont bring it up lol
<rqou>
(not that that's much better)
<pie_>
its not bad?...
<pie_>
i mean the US is still in a stronger economic position regardless
<Bike>
rate the situation in millipolands
<pie_>
all things considered hungary is probably relatively sane?
<rqou>
except the migrant crisis?
<pie_>
the thing is ive got no insight into these things :P
<qu1j0t3>
rqou: Do you mean refugees ?
<rqou>
yes
<pie_>
also i suppose the propaganda machine doesnt really grind here since budapest is what counts the most
<pie_>
so i guess im missing most of the action, hence i cant really comment
<pie_>
actually
<pie_>
i guess the reason things are sane here is this is a rather sleepy city and i dont get out a lot
<pie_>
its easy for the world to seem sane when you dont talk to people
<qu1j0t3>
i lived very far from the city for many years. It was idyllic. No 'net either.
<pie_>
re: why is less diplomacy good for anyone?
[X-Scale] has joined ##openfpga
<pie_>
of all things idk why im getting hung up on the "foreign policy department" getting gutted
X-Scale has quit [Ping timeout: 255 seconds]
[X-Scale] is now known as X-Scale
<Bike>
well, imagine if every complex problem was just a farce put into place by greedy bureaucrats eager to bleed you, and that actually a bit of effort would solve all problems worth solving
<pie_>
ok time to not read anything about politics for two months
<pie_>
good god next election in 2020?
<pie_>
why is it so far
<Bike>
there's midterms, if you like
<pie_>
iwonder what the person that inherits this steaming pile of shit will be able to do
<pie_>
assuming noncontinuity of this administration
<pie_>
which im not sure is a fair assumption
<awygle>
Okay so these chips have shadow registers apparently so when I was comparing I wasn't getting the right data. Poking one of them makes some, but not all, of the new chips work.
<rqou>
is the identity of this chip a secret?
<awygle>
Good enough for today, will debug tomorrow
<awygle>
I am working on UFS devices
<awygle>
For $DAYJOB
<azonenberg>
awygle: lol great
ZipCPU|Laptop has quit [Ping timeout: 248 seconds]
<jn__>
https://twitter.com/oe1cxw/status/935318202942349312 <-- oh wow. Mathias L (the original ice40 reverse engineer) is giving a talk at 34c3 on how he reverse engineered xilinx 7-series, and this is independent of clifford's effort. fun.
<lain>
hee
<awygle>
#drama
<awygle>
As a relative noob I've never heard of Matthias L
pie__ has joined ##openfpga
pie_ has quit [Remote host closed the connection]
GenTooMan has quit [Ping timeout: 255 seconds]
<pointfree>
Whose talk is scheduled first? Clifford's or Mathias'? :)
digshadow has quit [Ping timeout: 248 seconds]
<jn__>
they're not yet scheduled
<jn__>
you can help make sure they're not scheduled to the same time slot by using halfnarp
<cr1901_modern>
I've had said in the past, only _somewhat_ jokingly, that the motivation for FOSS FPGA is that vendor tools suck. Badly.
<azonenberg>
cr1901_modern: lol
<cr1901_modern>
(Okay so there are sadly things that ISE/Vivado can do that icestorm can't. Mostly related to timing analysis for me.)
<azonenberg>
I'm working on a good timing engine for greenpak so we'll see what comes of that
<azonenberg>
I want to try and do cross-clock analysis and good combinatorial stuff etc
<azonenberg>
timing driven P&R
<azonenberg>
and so on
<cr1901_modern>
cross-clock analysis is really only predictable if the clocks have a known phase relationship, right?
<cr1901_modern>
(read: you can calculate the minimum time difference between two edges of separate clocks)
<azonenberg>
Correct
<azonenberg>
But sometimes you can do that
<cr1901_modern>
right, DCM output for example
<azonenberg>
greenpak does a lot of stuff with gated clocks too
<cr1901_modern>
ahh
<azonenberg>
so i want to support those well
<azonenberg>
none of the stuff has CE inputs
<azonenberg>
you're expected to use lut logic to gate the clock and/or mux the inputs
<azonenberg>
So i want to be able to properly analyze the extra logic delay in the clock path
<cr1901_modern>
(And of course, icetime only supports a single constraint even if you're not concerned w/ cross-clock analysis)
<cr1901_modern>
I've actually never tried, will Xilinx attempt to analyze a multi-reg at a CDC if you forget the false-path constraint?
<azonenberg>
iirc it will get very confused then fail because the phase can go to zero - iff the clocks are derived from the same source
<azonenberg>
If they're different sources i think it just forgets it even happened?
<cr1901_modern>
Hmmm, interesting.
<azonenberg>
Also look at that
<azonenberg>
somebody replied to my post already confirming the bug
<cr1901_modern>
lol
<cr1901_modern>
For the record, I have omitted the multi-reg for CDC from src clock to DCM output, and Xilinx handles that fine
<cr1901_modern>
(i.e. no timing failures)
<cr1901_modern>
in fact that's what compelled me to look up whether Xilinx could handle cross-clock analysis... I didn't want to do a multi-bit CDC :P
* cr1901_modern
is lazy
user10032 has joined ##openfpga
<azonenberg>
cr1901_modern: grrr
<azonenberg>
so apparently the mod is saying he cant reproduce my bug
<azonenberg>
Anybody have an ubuntu LTS system to test on (or another officially supported OS)?
<azonenberg>
Or do i have to go spin up a VM and download vivado just to make the guys happy :p
<azonenberg>
clifford really has to finish REing 7 series asap so we can get a usable par going :p
<cr1901_modern>
azonenberg: I do have xubuntu lts, but I'm not installing vivado at 2:30am in the morning
<cr1901_modern>
Considering I have _no_ dev boards that can use it
<azonenberg>
lol
<azonenberg>
well i just need a sim tested
<azonenberg>
To confirm a bug
Hootch has joined ##openfpga
theMagnumOrange has quit [Ping timeout: 258 seconds]
user10032 has quit [Quit: Leaving]
Dolu has joined ##openfpga
Dolu has quit [Ping timeout: 264 seconds]
<rqou>
wait, only 16.04 is supported?
<rqou>
i was going to test for you, but my install is too _old_ :P
<rqou>
i apparently don't have the latest vivado installed anyways
<azonenberg>
Yes only ubuntu 16.04
<azonenberg>
or redhat
<rqou>
yeah my install for vivado is still 14.04 and not the latest vivado
digshadow has quit [Ping timeout: 260 seconds]
massi has joined ##openfpga
teepee has quit [Ping timeout: 260 seconds]
teepee has joined ##openfpga
Dolu has joined ##openfpga
pie__ has joined ##openfpga
<pie__>
<jn__> you can help make sure they're not scheduled to the same time slot by using halfnarp
<pie__>
cool
<pie__>
itd about time someone did somethng like this
<jn__>
halfnarp is not new
<jn__>
(i mean: it existed last year. i don't know *how* old it actually is)
<pie__>
ive never heard of other conferences having something like this, then again idk how i would have so might just be my sampling bias :P
<qu1j0t3>
i'm getting flashbacks to using a student registration system to enrol mrsfb in uni courses a while back, omg. What awful software...
<awygle>
pie__: I missed that you posted Akin's Laws the other day. My dad had those on the wall when I was growing up but I haven't thought about them in years. Holy shit they are so accurate now
<qu1j0t3>
awygle: I'm reading Bob Pease at the moment. These laws are new to me, but remind me a lot of Pease :D
<qu1j0t3>
awygle: I first heard #41 working with old-timers in graphic repro
<qu1j0t3>
gj pie__ thanks
<awygle>
Some of them cross industries better than others. "no new launch vehicles" is quite unlikely to come up in graphics
<awygle>
"multiply estimates by pi" however is just good advice
<qu1j0t3>
i'm able to filter appropriately :)
<qu1j0t3>
a lot of these have arisen in CS too
<qu1j0t3>
or rather, sweng
theMagnumOrange has joined ##openfpga
theMagnumOrange has quit [Ping timeout: 248 seconds]
theMagnumOrange has joined ##openfpga
Hootch has quit [Quit: Leaving]
Dolu has quit [Ping timeout: 240 seconds]
<awygle>
"stepping" refers specifically to die *revision*, not like, a process shrink or a totally new die, right?
Dolu has joined ##openfpga
cr1901_modern has quit [Read error: Connection reset by peer]
cr1901_modern has joined ##openfpga
digshadow has joined ##openfpga
digshadow has quit [Ping timeout: 260 seconds]
massi has quit [Remote host closed the connection]
user10032 has joined ##openfpga
m_w has quit [Quit: leaving]
digshadow has joined ##openfpga
<azonenberg>
awygle: correct
<azonenberg>
well, depending on the chip vendor a small shrink of an unchanged mask set might be a new stepping
<azonenberg>
i remember hearing microchip did that with one pic and had problems with the ADC as a result?
<azonenberg>
iirc crosstalk between a GPIO and the ADC input
<qu1j0t3>
it would be deadly for mixed signal wouldn't it? all the passives would change
<azonenberg>
qu1j0t3: i dont know how much they shrunk
<azonenberg>
i just remember hearing the story like thirdhand
<azonenberg>
maybe they redid the IP block and not the routing around it?
nrossi has quit [Quit: Connection closed for inactivity]
gnufan has joined ##openfpga
<qu1j0t3>
sounds reasonable
<qu1j0t3>
looks like i'm going to switch to the Freedom Kinesis platform for my own stuff... tired of fighting arduino knockoffs :)
m_t has joined ##openfpga
m_w has joined ##openfpga
digshadow has quit [Remote host closed the connection]
digshadow has joined ##openfpga
digshadow has quit [Remote host closed the connection]
digshadow has joined ##openfpga
<azonenberg>
So this is interesting
<awygle>
azonenberg:.... Yes?
<awygle>
Oh I see, you finished the thought in ##fpga
<azonenberg>
yeah i meant to post in that chan
<awygle>
Riscv WD news is cool
<awygle>
1bn RISC-V cores
* qu1j0t3
should i lurk in ##fpga
<awygle>
It's higher volume than here and there's a higher student/spam quotient
<qu1j0t3>
ok i'll rely on people to post GOOD CONTENT in here then
<qu1j0t3>
sfsg
<digshadow>
awygle: this chan does have politics though it seems
<pie__>
jn__, i only now realized i posted it in the wrong channel
<pie__>
"-You look at a "whitepaper" and realize that if this were a research paper in any other field of study, the author would have been crucified by their peers"
<pie__>
*cough-hack-wheeze*
<awygle>
I'm not sure how I ended up with so much infosec on my Twitter but it's depressing and I was enjoying my ignorance tyvm
<pie__>
awygle, wait is that like me and politics
<pie__>
>>> profound implications
<openfpga-github>
[openfpga] rqou pushed 2 new commits to master: https://git.io/vbU9F
<openfpga-github>
openfpga/master ed79723 Robert Ou: xc2bit: Remove manual Clone traits...
<openfpga-github>
openfpga/master c783e2b Robert Ou: xc2bit: Autoderive more traits...
<qu1j0t3>
pie__: profound?
digshadow has quit [Ping timeout: 250 seconds]
<jn__>
pie__: File "<stdin>", line 1
<jn__>
profound implications
<jn__>
SyntaxError: invalid syntax
<jn__>
^
<jn__>
:P
<jn__>
(and sorry for the spam, i liked the joke)
<pie__>
;D
<pie__>
wait
<pie__>
so any greentext deep enough is just a python EDSL!?
<pie__>
>>> profound implications!
<awygle>
My showerthought on this is that we're in the industrial revolution of computing, where we do great things by externalizing profound costs, and eventually we'll have the green movement where we try to fix a bunch of this shit
<qu1j0t3>
awygle: arguably open source was one of those reactions
<qu1j0t3>
awygle: but we'll all be 50 feet underwater first...