<vup> say you are using a bram with n bit words and depth m. Then the input format is a ascii file with the content made up of n bit hex formatted words, seperated by space, tab or newline and m words in total.
<vup> checkpoint: ^
<checkpoint> thanks. hexdump -v -e '/1 "%02X\n"' does the trick :)
* checkpoint thinks it would be great to have ecpbram to support common ihex (Intel) format though, otherwise it's a bit misleading asking for .hex that is not actually an ihex :)
<vup> I think this means "verilog hex format", it reads the same format as the one you can use for readmemh
srk has quit [Ping timeout: 268 seconds]
srk has joined ##openfpga
srk has quit [Ping timeout: 268 seconds]
srk has joined ##openfpga
tokomak has joined ##openfpga
Raito_Bezarius has joined ##openfpga
Lord_Nightmare has quit [Quit: ZNC - http://znc.in]
Lord_Nightmare has joined ##openfpga
Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 246 seconds]
Degi_ is now known as Degi
PyroPeter_ has joined ##openfpga
PyroPeter has quit [Ping timeout: 264 seconds]
PyroPeter_ is now known as PyroPeter
s_frit has joined ##openfpga
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
s_frit has quit [Remote host closed the connection]
s_frit has joined ##openfpga
s_frit has quit [Remote host closed the connection]
s_frit has joined ##openfpga
_whitelogger has joined ##openfpga
s_frit has quit [Remote host closed the connection]
s_frit has joined ##openfpga
emeb_mac has quit [Quit: Leaving.]
mndza has joined ##openfpga
jjeanthom has joined ##openfpga
s_frit has quit [Remote host closed the connection]
s_frit has joined ##openfpga
aquijoule_ has quit [Remote host closed the connection]
aquijoule_ has joined ##openfpga
horizon has quit [Read error: Connection reset by peer]
horizon` has joined ##openfpga
horizon` is now known as horizon
samlittlewood has joined ##openfpga
srk has quit [Remote host closed the connection]
srk has joined ##openfpga
jjeanthom has quit [Ping timeout: 272 seconds]
jjeanthom has joined ##openfpga
<promach3> does ZQ calibration require tDLLK clock cycles delay ?
<hell__> no
<hell__> the tDLLK clock cycles delay is required after enabling "DLL reset" in MR0
<hell__> however, you can perform ZQ calibration during that tDLLK delay
carlomaragno has quit [Read error: Connection reset by peer]
flammit has quit [Read error: Connection reset by peer]
rohitksingh has quit [Read error: Connection reset by peer]
esden has quit [Read error: Connection reset by peer]
daveshah has quit [Read error: Connection reset by peer]
m4gul0_ has quit [Read error: No route to host]
ktemkin has quit [Read error: Connection reset by peer]
tannewt has quit [Read error: Connection reset by peer]
yuriks has quit [Ping timeout: 264 seconds]
ovf has quit [Ping timeout: 260 seconds]
emilazy has quit [Read error: Connection reset by peer]
jeandet has quit [Read error: Connection reset by peer]
levi has quit [Read error: No route to host]
adamse has quit [Read error: Connection reset by peer]
JSharp has quit [Read error: Connection reset by peer]
dnm has quit [Read error: Connection reset by peer]
sorear has quit [Read error: Connection reset by peer]
vsidou has quit [Read error: Connection reset by peer]
cblam_ has quit [Read error: Connection reset by peer]
elms has quit [Read error: Connection reset by peer]
edmoore has quit [Read error: Connection reset by peer]
eddyb[legacy] has quit [Read error: Connection reset by peer]
carlomaragno has joined ##openfpga
esden has joined ##openfpga
edmoore has joined ##openfpga
sorear has joined ##openfpga
flammit has joined ##openfpga
rohitksingh has joined ##openfpga
m4gul0_ has joined ##openfpga
dnm has joined ##openfpga
emilazy has joined ##openfpga
eddyb[legacy] has joined ##openfpga
daveshah has joined ##openfpga
ktemkin has joined ##openfpga
tannewt has joined ##openfpga
levi has joined ##openfpga
ovf has joined ##openfpga
JSharp has joined ##openfpga
yuriks has joined ##openfpga
adamse has joined ##openfpga
cblam_ has joined ##openfpga
jeandet has joined ##openfpga
elms has joined ##openfpga
vsidou has joined ##openfpga
Bike has joined ##openfpga
mndza has quit [Ping timeout: 264 seconds]
tokomak has quit [Ping timeout: 264 seconds]
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 256 seconds]
X-Scale` is now known as X-Scale
emeb_mac has joined ##openfpga
tannewt has quit [Read error: Connection reset by peer]
tannewt has joined ##openfpga
esden has quit [Read error: Connection reset by peer]
elms has quit [Ping timeout: 272 seconds]
ovf has quit [Read error: Connection reset by peer]
esden has joined ##openfpga
elms has joined ##openfpga
ovf has joined ##openfpga
CounterPillow has joined ##openfpga
srk has quit [Remote host closed the connection]
srk has joined ##openfpga
genii has joined ##openfpga
jjeanthom has quit [Ping timeout: 256 seconds]
daveshah has quit [Ping timeout: 240 seconds]
ktemkin has quit [Ping timeout: 240 seconds]
yuriks has quit [Read error: Connection reset by peer]
ktemkin has joined ##openfpga
daveshah has joined ##openfpga
yuriks has joined ##openfpga