sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
<GitHub83>
[artiq] whitequark pushed 1 new commit to master: http://git.io/vC39t
<GitHub83>
artiq/master 6d0ec2f whitequark: travis: export llvm-or1k lib/ in LD_LIBRARY_PATH....
<whitequark>
sb0_: ok, I got it to almost work
<whitequark>
the issue now is that python 3.5 has changed the AST format. there is no ast.Call.{kwargs,starargs} anymore
<whitequark>
instead, there is ast.Starred and ast.keyword with arg=None
<whitequark>
can you fix that in the old compiler? you're more familiar with it
fengling__ has joined #m-labs
<mithro>
sb0_: I have some VHDL code I'm porting to migen (as FSM) - is there a good way to confirm the migen code is functionally equivalent to the VHDL without having to write a whole bunch of test benches?
fengling__ has quit [Quit: WeeChat 1.2]
stekern has quit [Ping timeout: 256 seconds]
stekern has joined #m-labs
Mon_ has joined #m-labs
Mon_ is now known as Guest17375
Guest17375 has quit [Client Quit]
Mon_1 has joined #m-labs
ylamarre has joined #m-labs
Mon_1 has quit [Quit: This computer has gone to sleep]
Mon_1 has joined #m-labs
ylamarre has quit [Quit: ylamarre]
Mon_1 has quit [Quit: This computer has gone to sleep]
Mon_ has joined #m-labs
Mon_ is now known as Guest55945
Guest55945 has quit [Client Quit]
Mon_1 has joined #m-labs
Mon_1 has quit [Client Quit]
Mon_1 has joined #m-labs
Mon_1 has quit [Quit: This computer has gone to sleep]
Mon_1 has joined #m-labs
Mon_1 has quit [Client Quit]
Mon_1 has joined #m-labs
Mon_1 has quit [Quit: This computer has gone to sleep]
rohitksingh has joined #m-labs
rohitksingh has quit [Ping timeout: 268 seconds]
Mon_ has joined #m-labs
Mon_ is now known as Guest25226
rohitksingh has joined #m-labs
Guest25226 has quit [Quit: This computer has gone to sleep]
Mon_1 has joined #m-labs
Mon_1 has quit [Client Quit]
Mon_1 has joined #m-labs
Mon_1 has quit [Quit: This computer has gone to sleep]
<whitequark>
yeah. it's not perfect but it should be able to find all trivial issues
<whitequark>
and some non-trivial
<whitequark>
maybe you could convert vhdl to verilog mechanically with something else and then prove equivalence of your handwritten input and converted
Guest67118 has quit [Quit: This computer has gone to sleep]
<sb0_>
whitequark, how far are we from merging your compiler anyway?
<sb0_>
whitequark, btw do you happen to know any magic tricks to deal with transformer inrush current?
<sb0_>
I bought a 3KVA variac off taobao, which was nice and cheap, but I have a fast 15A circuit breaker on the outlet where it is installed and it trips ~1/3 of the times on power up
<sb0_>
I also have a 13A slow fuse in series with this thing, which does not blow, and the variac works totally fine once it is energized
<whitequark>
add a series inductor?
<sb0_>
yeah, i thought of that...
<whitequark>
what do you think about buying a 1800°C sintering oven on taobao? I know someone in RU who wants to do that
<whitequark>
it does not sound like a good idea to me
<whitequark>
well, he was looking at aliexpress actually
<whitequark>
as for merging the compiler... the static analyzer and the basic IR are ready. I'm working on the inliner right now
<whitequark>
so, inliner and interleaver are the parts that are left
<whitequark>
oh, and also modifying the parser to handle the new syntax in 3.5 such as the `async` keyword and the starargs removal
<sb0_>
whitequark, well, the taobao quality varies a lot.
<sb0_>
what supplier is it?
<whitequark>
I don't know specifics except that it uses SiC heaters
<whitequark>
which particularly sounded to me like the cheapest possible option
<whitequark>
you'd usually go for CrLa or Mo heaters...
<whitequark>
ah nevermind, we looked at the aliexpress listing and it's just a nichrome heater
<whitequark>
they straight out lied in the description
rohitksingh has quit [Ping timeout: 256 seconds]
rohitksingh has joined #m-labs
sj_mackenzie has joined #m-labs
rohitksingh has quit [Ping timeout: 240 seconds]
<sb0_>
whitequark, i'd move the parser changes down to the bottom of the priority list
rohitksingh has joined #m-labs
<whitequark>
alright
_whitelogger has quit [Remote host closed the connection]
_whitelogger_ has joined #m-labs
sb0_ has quit [Quit: Leaving]
sb0 has joined #m-labs
Guest67118 has joined #m-labs
<GitHub56>
[artiq] sbourdeauducq pushed 2 new commits to master: http://git.io/vCGXb
<GitHub56>
artiq/master 37e873d Sebastien Bourdeauducq: gitignore: add results created during tests
<GitHub56>
artiq/master 3768c87 Sebastien Bourdeauducq: Merge branch 'master' of github.com:m-labs/artiq
<sb0>
whitequark, thanks for the conda instructions
<sb0>
are you sure you need to do "source activate py35" before conda build?
<whitequark>
it doesn't add the py35_ prefix to the build otherwise, I think
<whitequark>
I don't actually know what is the point of having one, I just tried to replicate whatever was already in the channel
<sb0>
I think it does...
<whitequark>
well, where would it take one?
<whitequark>
it's the name of some environment
<sb0>
from the --python 3.5
<whitequark>
it does not
<sb0>
iirc yes
<whitequark>
well, I thought it does, but it doesn't, and that cost me an hour or so
<whitequark>
try it yourself with a fresh miniconda install
<sb0>
also: liteeth is broken in misoc new, which is the main reason we're not using it for ARTIQ yet