sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
kristianpaul has quit [Quit: Lost terminal]
kristianpaul has joined #m-labs
kristianpaul has joined #m-labs
<sb0> any
fengling has joined #m-labs
fengling has quit [Ping timeout: 240 seconds]
fengling has joined #m-labs
<GitHub99> [artiq] sbourdeauducq pushed 1 new commit to master: https://git.io/v6O9c
<GitHub99> artiq/master 84f4725 Sebastien Bourdeauducq: cache source on import of modules that may contain kernels. Closes #416
<bb-m-labs> build #582 of artiq-kc705-nist_clock is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-kc705-nist_clock/builds/582
<bb-m-labs> build #295 of artiq-win64-test is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-win64-test/builds/295
<bb-m-labs> build #857 of artiq is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/857
<sb0> rjo, are you going to http://www.tiqi.ethz.ch/ecti-2016.html ?
cr1901 has quit [Ping timeout: 260 seconds]
cr1901 has joined #m-labs
<rjo> sb0: no.
<rjo> sb0: t-shirts are here. free of zoll. thanks!
rohitksingh has joined #m-labs
fengling has quit [Ping timeout: 240 seconds]
key2 has joined #m-labs
<GitHub146> [migen] sbourdeauducq pushed 1 new commit to master: https://git.io/v6OxQ
<GitHub146> migen/master d87bb06 Sebastien Bourdeauducq: setup.py: update version
<key2> sb0: am trying to use the wbtester.py with this: https://github.com/m-labs/drtio_transceiver_test/blob/master/comm_uart.py
<key2> i changed to clock to clk32 and the timing, of this: https://github.com/m-labs/drtio_transceiver_test/blob/master/wbtest.py
<bb-m-labs> build #86 of migen is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/migen/builds/86
<key2> but i must be doing something wrong, with the serial i can't read the deadbeef, could you tell me from what address you read it ?
<key2> basically that is my code: http://pastebin.com/wd0912M8
<bb-m-labs> build #120 of misoc is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/misoc/builds/120
<sb0> key2, the address does not matter
<sb0> all addresses answer the same
<key2> yeah tahts what i figured from the code
<key2> but then, if I usse a read from the pythong code, i should get deadbeef right ?
<sb0> I don't see anything obviously wrong with this, is the led blinking?
<sb0> yes
<key2> yes
<sb0> maybe there is some garbage in the serial port buffer
<key2> i added the led to make sure my timing was correct
<sb0> it could come from resetting the fpga
<sb0> have you tried calling the python code multiple times?
<sb0> (the read function)
<key2> yes but it freez
<key2> myuart = CommUART("/dev/ttyUSB1") val = myuart.read(0x0) print(val)
<key2> that is basycally my code
<sb0> ok, ctrl c and restart?
<key2> I see the uart led of my papilio blinking
<key2> sb0: sure, same
<sb0> it should be cyc & stb, not just stb
<sb0> though that's probably not the issue
<sb0> and WishboneStreamingBridge(self.phy, not WishboneStreamingBridge(self.submodules.phy
<sb0> which is probably the issue.
<key2> nah
<key2> got corrected
<key2> i removed submodules
<key2> otherwise it wouldnt compile
<sb0> well send updated code, otherwise we can't help.
<key2> there
<key2> same behavour
<sb0> are you sure you are using the correct port? do you get echo if you simply connect tx and rx inside the fpga?
<key2> I am positive
<key2> the led blinks !
<key2> red led of papilio
<key2> the data is sent
<key2> now am gonna test
<key2> self.comb += serial.tx.eq(serial.rx)
<key2> to see if I echo
<key2> ok
<key2> it does echo in minicom
<key2> so that part works fine
<bb-m-labs> build #583 of artiq-kc705-nist_clock is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-kc705-nist_clock/builds/583
<key2> sb0: when keeping the echo, when I run the software I get this : python3 comm_uart.py 2010000
<key2> so I presume there is no problem in communication layer
<bb-m-labs> build #296 of artiq-win64-test is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-win64-test/builds/296
<key2> ok it works now
<bb-m-labs> build #858 of artiq is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/858
<key2> my bad
<key2> thanks
rohitksingh has quit [Ping timeout: 244 seconds]
<key2> the reason was really dumb btw :) my programming tool was using the "build" directory, and the project had "wbtest" set as a build directory :) so I was simply writing the wrong file :)
<key2> that was really dumb
<key2> worse is that to make sure it works, i made a simple ledblink that eneded up in the blink dir, so when I was writing it down to the fpga, it was blinking as expected :)
<cr1901> rjo: What is zoll :)?
<larsc> customs
<key2> is there a simple example somewhere of how to read/write on wisbhone target bus ?
<whitequark> yes
<whitequark> misoc/interconnect/wishbone.py class Interface
<whitequark> this class has the simulator implementation of a wishbone master
<whitequark> see https://m-labs.hk/migen/manual/simulation.html if you don't understand what semantics does that have
<key2> thank you
<key2> I do understand the sematics
<key2> what i was looking for was a simple wishbone slave example somewhere to refer to
<key2> funnily that was the one i was looking at
<key2> But for some reason that doesnt work :/ if it pops to your eyes, would be nice :)
<key2> ha
<key2> forgot to add the interconnect as a submodule :)
<rjo> mithro: ah. found it: colorama is a good base for coloring things: https://github.com/jordens/home/blob/master/bin/colorize
<mithro> rjo: cool!
<mithro> rjo: That looks like a good module for the colors, but it doesn't seem to be the filter/regex matching stuff?
<rjo> that tool already does pretty much everything you need.
rohitksingh has joined #m-labs
<sb0> rjo, what's your idea with the JRC quantum tech report?
<sb0> or was it just for information?
kuldeep has joined #m-labs
sandeepkr has joined #m-labs
<sb0> is a "spatial light modulator" just an expensive DLP projector without the optics and lamp?
<sb0> hm, LCD/LCOS, but yes
<sb0> "It is also possible, using entangled beams, to overcome limits caused by the presence of other types of noise, and by background light, which would make classical imaging impossible, referred to as quantum illumination. "
<sb0> hm
<sb0> aren't the single-photon detectors required for entanglement detection saturated by background light?
<sb0> I can see how such a thing would work theoretically, but not in practice
<rjo> sb0: that was fyi. but it's related to the flagship project stuff.
<sb0> one can actually implement a jitter cleaner inside the fpga http://www.xilinx.com/support/documentation/application_notes/xapp589-VCXO.pdf
<sb0> this requires the tx logic of a transceiver. with the tx buffer bypassed, it should be possible to recover the cleaned tx clock and use it for other things...
key2 has quit [Ping timeout: 250 seconds]
<sb0> may be non portable, complex, prone to xilinx bugs and lower jitter performance than the si chip though
<sb0> lower jitter performance is certain: you have a 7-bit phase tuning word, that you wrap to adjust the transceiver frequency, and which you can only clock at 200MHz
<whitequark> why do you want to avoid an external clock cleaner?
<sb0> fewer chips is always good. but it seems to be not worth it here.
<sb0> it will be a headache and will result in worse performance
cr1901 has quit [Ping timeout: 250 seconds]
cr1901 has joined #m-labs
mumptai has quit [Ping timeout: 265 seconds]
mumptai has joined #m-labs
mumptai has quit [Ping timeout: 240 seconds]
rohitksingh has quit [Quit: Leaving.]
mumptai has joined #m-labs
FelixVi has joined #m-labs
Gurty has quit [Remote host closed the connection]
Gurty has joined #m-labs
Gurty has quit [Remote host closed the connection]
Gurty has joined #m-labs