sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
<sb0> whitequark, sure, tcp is snafu, and wait until we get more bugs about the device not working when connected via router X to operating system Y
<whitequark> I have now discovered the "pseudo header" and I refuse to acknowledge there is anything elegant at all about TCP/IP
<whitequark> who came up with this shit
<sb0> rjo, the argument can be made that experiments aren't derived works
<rjo> sb0: do you intend to convince picotcp of that?
<sb0> you had been in touch with them, did they show some opposition to this particular idea?
<rjo> yes.
<sb0> I saw the discussion about LGPL, but not what they consider derived works
<rjo> they indicate clearly that they are generally unhappy about non-opensource (and non-paying) users. i don't see them making an exception. feel free to talk to them.
<rjo> and then you also need to clarify what an experiment is and what is not an experiment but a derived work.
<sb0> doesn't linux have the same problem running proprietary programs?
<rjo> you don't link against the kernel or import kernel headers.
<whitequark> actually, sometimes you do
<whitequark> /usr/include/linux/*
<whitequark> that actually has fairly disturbing implications
<rjo> exactly.
<GitHub139> [smoltcp] whitequark pushed 3 new commits to master: https://git.io/v11yq
<GitHub139> smoltcp/master 04b546a whitequark: Return interior pointers more uniformly.
<GitHub139> smoltcp/master f23e3c4 whitequark: Implement UDP packet support.
<GitHub139> smoltcp/master f6f7dc8 whitequark: Implement UDP representation parsing and emission.
* whitequark has got the IP pseudo-header checksum to verify the first time they ran it
* whitequark is still not entirely convinced there isn't a second bug somewhere that prevents it from propagating the error properly
rohitksingh_work has joined #m-labs
rohitksingh_work has quit [Ping timeout: 240 seconds]
rohitksingh_work has joined #m-labs
rohitksingh_work has quit [Quit: Leaving.]
Neuron1k has quit [Ping timeout: 268 seconds]
<GitHub106> [artiq] sbourdeauducq pushed 1 new commit to master: https://git.io/v11d6
<GitHub106> artiq/master e959210 Sebastien Bourdeauducq: drtio: fix aux controller clock domain mistakes
Neuron1k has joined #m-labs
<sb0> okay, aux packets are looking good now
<sb0> that was a silly problem
<bb-m-labs> build #270 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/270
sandeepkr has quit [Remote host closed the connection]
sandeepkr has joined #m-labs
<bb-m-labs> build #1167 of artiq is complete: Failure [failed python_unittest_1] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1167 blamelist: Sebastien Bourdeauducq <sb@m-labs.hk>
sb0 has quit [Quit: Leaving]
sb0 has joined #m-labs
sb0 has quit [Ping timeout: 256 seconds]
sb0 has joined #m-labs
sandeepkr has quit [Remote host closed the connection]
sb0 has quit [Quit: Leaving]
sandeepkr has joined #m-labs
rohitksingh has joined #m-labs
sb0 has joined #m-labs
xt5 has joined #m-labs
<xt5> Hi guys
<xt5> I'm having problems when trying to simulate this simple code http://pastebin.com/uRviwAMC , I'm trying to make an instance of an external verilog file
<xt5> this is the error ValueError: ('Could not lower all specials', {<migen.fhdl.specials.Instance object at 0x7fc3b4f4ab00>})
<whitequark> there's no support for simulating verilog instances
<xt5> thank you, I will try another way then :)
sb0 has quit [Quit: Leaving]
<GitHub106> [artiq] r-srinivas commented on issue #640: I ran into this problem as well. It would be useful if experiments set to flush at a higher priority would run ahead of experiments running in the background at a lower priority. https://git.io/v1DI6
kuldeep has quit [Read error: Connection reset by peer]
sandeepkr has quit [Read error: Connection reset by peer]
sandeepkr has joined #m-labs
kuldeep has joined #m-labs
kuldeep has quit [Remote host closed the connection]
kuldeep has joined #m-labs
<GitHub105> [artiq] jordens pushed 10 new commits to master: https://git.io/v1DZC
<GitHub105> artiq/master 4c27029 Robert Jordens: sawg: fix limit regs
<GitHub105> artiq/master 7be27d7 Robert Jordens: fir: add upsample transfer function test
<GitHub105> artiq/master 708c25b Robert Jordens: phaser: don't init rtio in startup_kernel
<bb-m-labs> build #1168 of artiq is complete: Failure [failed python_unittest] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1168 blamelist: Robert Jordens <rj@m-labs.hk>
<GitHub44> [artiq] jordens pushed 1 new commit to master: https://git.io/v1Dlg
<GitHub44> artiq/master 15b48be Robert Jordens: test/sawg: adapt to new latency spec
<bb-m-labs> build #1169 of artiq is complete: Failure [failed python_unittest] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/1169 blamelist: Robert Jordens <rj@m-labs.hk>
sandeepkr has quit [Ping timeout: 250 seconds]
rohitksingh has quit [Quit: Leaving.]