<sb0>
I can come in the evening, and tomorrow I'll be there most of the day
futarisIRCcloud has joined #m-labs
mumptai_ has quit [Quit: Verlassend]
mumptai has joined #m-labs
<GitHub-m-labs>
[artiq] enjoy-digital commented on issue #794: OK thanks, maybe i have the equipment, but you are asking me to do system level tests while i'm not relevant for this (without your previous answer i would have no idea how to test it). So let's keep every one its job:... https://github.com/m-labs/artiq/issues/794#issuecomment-385618125
<whitequark>
rjo: can you please do whatever magic you do for collecting sensor data?
<whitequark>
and, since you'll be doing that, do you think you can make it send alerts or something if it overheats?
<GitHub-m-labs>
[artiq] hartytp commented on issue #794: I'm happy to have a go at this once my Sayma arrives back, which I hope will be today (@gkasprow do you have a tracking number for it btw?)... https://github.com/m-labs/artiq/issues/794#issuecomment-385624682
<GitHub-m-labs>
[artiq] hartytp commented on issue #794: I'm happy to have a go at this once my Sayma arrives back, which I hope will be today (@gkasprow do you have a tracking number for it btw?)... https://github.com/m-labs/artiq/issues/794#issuecomment-385624682
<whitequark>
rjo: oh, it's build.lab.m-labs.hk, and both of you have accounts provisioned with the usual keys
<whitequark>
sudo as well
<whitequark>
I'm planning to adjust migen so that it can build bitstreams remotely, c.f. artiq_flash being able to flash remotely
<GitHub-m-labs>
artiq/master 84e598d whitequark: conda: fix build number for llvmlite-artiq (again).
<GitHub-m-labs>
[artiq] enjoy-digital commented on issue #794: @sbourdeauducq: sure, that's also what i think and how i learn. But that's not something you can always do. I'll be happy to learn on that, but maybe later, for now i'm just trying being practical since i have limited time and would rather focus on things i'm really relevant for. https://github.com/m-labs/artiq/issues/794#issuecomment-385635805
<GitHub-m-labs>
[artiq] hartytp commented on issue #788: From a read through of the core device class, this looks really nice. Other than the `# FIXME`/not implemented parts, the only thing I can see which we need, and which is not provided by this, is some non-real time diagnostic info. ... https://github.com/m-labs/artiq/issues/788#issuecomment-385692125
<GitHub-m-labs>
[artiq] hartytp commented on issue #788: From a read through of the core device class, this looks really nice. Other than the `# FIXME`/not implemented parts, the only thing I can see which we need, and which is not provided by this, is some non-real time diagnostic info. ... https://github.com/m-labs/artiq/issues/788#issuecomment-385692125
<GitHub-m-labs>
[artiq] hartytp commented on issue #788: From a read through of the core device class, this looks really nice. Other than the `# FIXME`/not implemented parts, the only thing I can see which we need, and which is not provided by this, is some non-real time diagnostic info. ... https://github.com/m-labs/artiq/issues/788#issuecomment-385692125
<GitHub-m-labs>
[artiq] enjoy-digital commented on issue #991: This is related to serwb linerate 1Gbps. (The error really not clear with Vivado, with ISE it was the "Component switching limit" error). The maximum BUFG frequency for a -1 speedgrade is 464Mhz (2.155ns). This the 0.155ns slack we see. The only buffer we can use is a BUFIO and only very specific schemes are supported. I'm looking at that. https://github.com/m
<GitHub-m-labs>
[artiq] enjoy-digital commented on issue #991: This is related to serwb linerate of 1Gbps. (The error really not clear with Vivado, with ISE it was the "Component switching limit" error). The maximum BUFG frequency for a -1 speedgrade is 464Mhz (2.155ns). This the 0.155ns slack we see. The only buffer we can use is a BUFIO and only very specific schemes are supported. I'm looking at that. https://github.co
<GitHub-m-labs>
[artiq] enjoy-digital commented on issue #991: This is related to serwb linerate of 1Gbps. (The error is really not clear with Vivado, with ISE it was the "Component switching limit" error). The maximum BUFG frequency for a -1 speedgrade is 464Mhz (2.155ns). This the 0.155ns slack we see. The only buffer we can use is a BUFIO and only very specific schemes are supported. I'm looking at that. https://github