<mkk_>
[bfg86, skywater-pdk] Hi everyone! Does anybody know of a good open-source verilog *netlist* schematic viewer? Really miss that in my toolbox..
<mkk_>
[Olof Kindgren, skywater-pdk] @bfg86 We all miss that :(
lkcl has quit [Ping timeout: 240 seconds]
<mkk_>
[Olof Kindgren, skywater-pdk] For really small designs I use https://github.com/nturley/netlistsvg but it's not very usable for anything larger than a single module, doesn't support highlighting and requires the design to be in the yosys json format
<mkk_>
[bfg86, skywater-pdk] @Olof Kindgren thanks for the link
lkcl has joined #skywater-pdk
mkk_ has left #skywater-pdk [#skywater-pdk]
mkk_ has joined #skywater-pdk
ayazar has quit [Quit: Ping timeout (120 seconds)]