m_w has quit [Read error: Connection reset by peer]
lkcl has quit [Ping timeout: 252 seconds]
lkcl has joined #skywater-pdk
lkcl has quit [Ping timeout: 240 seconds]
lkcl has joined #skywater-pdk
lkcl has quit [Ping timeout: 268 seconds]
lkcl has joined #skywater-pdk
<lkcl>
Siddharth: the Libre-SOC team is using nmigen because it's written in python, and provides reset/correctness guarantees that verilog cannot
<lkcl>
we looked extensively at chisel3 and it was concluded to be unreadable, as well as being waaay off the TIOBE index
<lkcl>
bluespec is absolutely fantastic - 20 times faster simulation than verilator - because the BSV programs compile to executables
<lkcl>
but my experiences with it were echoed by the people i was working with: unless you had memorised hundreds of pages of bluespec Ref Manuals, and even then, it was excruciating to write code
<lkcl>
that said, when you *did* write correct code, it is 100% guaranteed to be synthesiseable
<lkcl>
however - just as with chisel3 - the "mindshare" is pretty much limited to academia.
<lkcl>
by contrast: 30% of the world's programmers know python
<lkcl>
and comes with a historic practice of actually using code comments and docstrings
<lkcl>
if you look at the source code of rocketchip, the near total lack of use of *any comments*, combined with extensive OO multiple-inheritance abstraction, means that only people with an IQ over 160 are able to work with rocketchip
<mkk_>
[Siddharth Joshi, skywater-pdk] Thanks for the detailed response!