wareya has quit [Remote host closed the connection]
jn__ has quit [Remote host closed the connection]
digshadow has joined ##openfpga
tecepe_ has joined ##openfpga
tecepe has quit [Ping timeout: 265 seconds]
digshadow2 has quit [Ping timeout: 256 seconds]
doomlord has quit [Quit: My MacBook Pro has gone to sleep. ZZZzzz…]
doomlord has joined ##openfpga
doomlord has quit [Client Quit]
doomlord has joined ##openfpga
doomlord has quit [Client Quit]
doomlord has joined ##openfpga
doomlord has quit [Client Quit]
_whitelogger has joined ##openfpga
doomlord has joined ##openfpga
doomlord has quit [Client Quit]
doomlord has joined ##openfpga
doomlord has quit [Client Quit]
doomlord has joined ##openfpga
wareya has joined ##openfpga
digshadow1 has joined ##openfpga
digshadow has quit [Ping timeout: 250 seconds]
sharebrained has quit [Ping timeout: 268 seconds]
wpwrak has quit [Ping timeout: 268 seconds]
plaes has quit [Ping timeout: 268 seconds]
wolfspraul has quit [Ping timeout: 268 seconds]
wolfspraul has joined ##openfpga
dx has quit [Ping timeout: 268 seconds]
zino has quit [Ping timeout: 268 seconds]
cyrozap has quit [Ping timeout: 268 seconds]
plaes has joined ##openfpga
plaes has joined ##openfpga
dx has joined ##openfpga
cyrozap has joined ##openfpga
sharebrained has joined ##openfpga
tecepe_ has quit [Remote host closed the connection]
tecepe has joined ##openfpga
zino has joined ##openfpga
wpwrak has joined ##openfpga
<azonenberg>
whitequark: so i think you're not using the ADC correctly
<azonenberg>
it looks like the ADC on the greenpak devkit has a range of 0 to 1V
<azonenberg>
and saturates to 1V at anything beyond that
<azonenberg>
It's not referenced to Vdd
<cr1901_modern>
that's not a very useful range without using a divider/impedance transformer
<openfpga-github>
[openfpga] azonenberg pushed 2 new commits to master: https://git.io/vPN4C
<openfpga-github>
openfpga/master 22a6c28 Andrew Zonenberg: greenpak4: Fixed bug where vector top-level ports parsed LOC constraints in the wrong order
<openfpga-github>
openfpga/master 962be93 Andrew Zonenberg: greenpak4: Initial implementation of SLG46140V can now build a "hello world" bitstream. Fixes #50.
<azonenberg>
or... maybe i'm derping
<azonenberg>
it might be vdd, i need to check something now :p
<openfpga-github>
[openfpga] azonenberg force-pushed gh-pages from ce7abce to 17a3cb0: https://git.io/v6vmV
<openfpga-github>
openfpga/gh-pages 17a3cb0 Travis CI User: Update documentation
<travis-ci>
azonenberg/openfpga#144 (master - 962be93 : Andrew Zonenberg): The build passed.
<rqou>
some amount of responsibility from a chinese manufacturer? I'm pleasantly surprised
eric_j has joined ##openfpga
azonenberg_work has joined ##openfpga
rvense_ is now known as rvense
<Lord_Nightmare>
rqou: that's one manufacturer of probably 5-230 different ones with the same problem
<Lord_Nightmare>
if youre making an IOT device the admin password should be set in a random, device specific manner and match a sticker on the device itself
<Lord_Nightmare>
from factory
<Lord_Nightmare>
i know both comcast and verizon do this for their fios routers