<awygle>
lol sorry, not a graphics dude by any means
<awygle>
maybe someday i'll write a force-directed blif viewer to learn d3
<awygle>
in this case i actually meant that the circuit was ugly
<rqou>
gephi is pretty neat, except it's java
<rqou>
it accepts .dot files
<azonenberg>
rqou: my initial implementation is going to just be a straight decompiler with no ui
<azonenberg>
just bit -> v
<azonenberg>
we'll see what i have time for after that
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
deep-book-gk_ has joined ##openfpga
deep-book-gk_ has left ##openfpga [##openfpga]
<cyrozap>
I am now the proud owner of two working Digilent Nexys 4 DDR boards :)
<cyrozap>
Total cost: $150 shipped
<jn__>
nice
<cyrozap>
The USB port on one of them had bad solder joints (stupid micro USB), but that was an easy fix.
<rqou>
hope there aren't any blown io pins
<cyrozap>
The best part about that austion was, it was obvious the seller had no idea what they were selling, since it was in a lot of a bunch of chipKIT boards, some PMODs, an HS2, and _one DDR2 DIMM_.
<cyrozap>
The worst part was that they shipped all the stuff in a box WITH NO PADDING WTFFFFFFF
<cyrozap>
It was just plastic bags :P
<cyrozap>
s/austion/auction/
<cyrozap>
rqou: The preloaded demo bitstream (!) runs without any issues on both boards, so I'm thinking they're ok, and that they were probably never used :/
<rqou>
could be used in a lab
<rqou>
i'm pretty sure berkeley's boards never had the demo bitstream erased
<rqou>
it was always using sram programming
<cyrozap>
Oh, interesting, I hadn't considered that.
<cyrozap>
I guess I'll just have to boundary-scan the thing to check all the IOs, but as I said it seems fine.
<cyrozap>
So yeah, aside from the few bent pins and having to rework the USB port, I'm pretty satisfied with my purchase. Now I finally have some 7-series chips to play with, and they're XC7A100T's, too!
digshadow has quit [Ping timeout: 260 seconds]
<azonenberg>
cyrozap: :)
scrts has quit [Ping timeout: 240 seconds]
digshadow has joined ##openfpga
scrts has joined ##openfpga
<azonenberg>
Welp
<azonenberg>
looks like i'm gonna have to fix some Splash stuff regarding include paths
<azonenberg>
yay, my favorite
<azonenberg>
more yak hair
<rqou>
azonenberg: going to defcon?
<azonenberg>
Yep
<rqou>
when are you travelling?
<azonenberg>
Thursday early afternoon
<azonenberg>
Will have a throwaway phone, PM me tomorrow and i'll give you the number
<rqou>
wow, that's late
<azonenberg>
just bought it and havent set it up yet
<rqou>
i should be road-tripping tomorrow
<azonenberg>
rqou: i reeeally do not want to reimplement a whole C preprocessor to do dependency scanning
<azonenberg>
but gcc's dep scanner has some really annoying quirks that are breaking splash / requiring painful workarounds
<azonenberg>
tl;dr depending on a lot of complex factors i don't understand
<azonenberg>
the list of dependencies may include absolute paths
<azonenberg>
relative paths to your project dir
<azonenberg>
and relative paths to directories in the -I list
<azonenberg>
So trying to turn a filename with no context into an absolute path is nontrivial
digshadow has quit [Ping timeout: 240 seconds]
digshadow has joined ##openfpga
m_t has joined ##openfpga
_whitelogger has joined ##openfpga
_whitelogger_ has quit [Remote host closed the connection]
jeandet has quit [Ping timeout: 276 seconds]
jhol has quit [Ping timeout: 276 seconds]
uelen has quit [Ping timeout: 276 seconds]
seu_ has joined ##openfpga
seu has quit [Ping timeout: 276 seconds]
uelen has joined ##openfpga
scrts has quit [Ping timeout: 240 seconds]
hobbes- has quit [Ping timeout: 255 seconds]
jhol has joined ##openfpga
nicdev` has joined ##openfpga
scrts has joined ##openfpga
nicdev has quit [Ping timeout: 276 seconds]
pie__ has quit [Ping timeout: 258 seconds]
digshadow has quit [Ping timeout: 240 seconds]
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
seu_ is now known as seu
pie_ has joined ##openfpga
pie_ has quit [Ping timeout: 255 seconds]
jeandet has joined ##openfpga
scrts has quit [Ping timeout: 276 seconds]
pie_ has joined ##openfpga
scrts has joined ##openfpga
scrts has quit [Ping timeout: 276 seconds]
scrts has joined ##openfpga
<pie_>
rqou, ugh im stuck on a JS parser bug
m_t has quit [Quit: Leaving]
scrts has quit [Ping timeout: 268 seconds]
scrts has joined ##openfpga
scrts has quit [Ping timeout: 246 seconds]
scrts has joined ##openfpga
test123456 has joined ##openfpga
Hootch has joined ##openfpga
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
digshadow has joined ##openfpga
scrts has quit [Ping timeout: 260 seconds]
scrts has joined ##openfpga
digshadow has quit [Quit: Leaving.]
amclain has joined ##openfpga
scrts has quit [Ping timeout: 255 seconds]
digshadow has joined ##openfpga
scrts has joined ##openfpga
digshadow has quit [Ping timeout: 258 seconds]
azonenberg_work has joined ##openfpga
digshadow has joined ##openfpga
teepee has quit [Ping timeout: 255 seconds]
teepee has joined ##openfpga
teepee has quit [Ping timeout: 245 seconds]
teepee has joined ##openfpga
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
lexano_ is now known as lexano
Hootch has quit [Ping timeout: 258 seconds]
test123456 has quit [Remote host closed the connection]
test123456 has joined ##openfpga
scrts has quit [Ping timeout: 240 seconds]
scrts has joined ##openfpga
m_t has joined ##openfpga
balrog has quit [Ping timeout: 255 seconds]
test123456 has quit [Remote host closed the connection]
test123456 has joined ##openfpga
test123456 has quit [Remote host closed the connection]
<pointfree>
I don't see any mention of "one-time programmable in either paper" I would love to get some sort of devkit for a via configurable device. I hope I'm wrong but it seems triadsemi and easic have a different definition of low cost.
<lain>
low cost relative to a set of N masks
<lain>
iirc like 8 years ago easic had 45nm for $45k setup cost