sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
G33KatWork has quit [Ping timeout: 240 seconds]
wolfspraul has quit [Ping timeout: 240 seconds]
wolfspraul has joined #m-labs
G33KatWork has joined #m-labs
futarisIRCcloud has joined #m-labs
attie has quit [Ping timeout: 240 seconds]
attie has joined #m-labs
attie has quit [Ping timeout: 264 seconds]
attie has joined #m-labs
rohitksingh has joined #m-labs
rohitksingh_work has joined #m-labs
attie has quit [Ping timeout: 248 seconds]
attie has joined #m-labs
sb0 has quit [Quit: Leaving]
rohitksingh_wor1 has joined #m-labs
<GitHub29> [artiq] mingshenli closed issue #920: Error: 'device_db.py'can not be found https://github.com/m-labs/artiq/issues/920
rohitksingh_work has quit [Ping timeout: 248 seconds]
mumptai has joined #m-labs
attie has quit [Ping timeout: 248 seconds]
attie has joined #m-labs
attie has quit [Ping timeout: 260 seconds]
attie has joined #m-labs
<GitHub34> [smoltcp] canndrew commented on issue #156: I don't know why you're being so needlessly hostile. Most of your complaints so far make no sense, but I've ignored them because they're irrelevant anyway.... https://github.com/m-labs/smoltcp/issues/156#issuecomment-365175541
<GitHub165> [smoltcp] canndrew opened issue #162: Factor wire module out into its own crate? https://github.com/m-labs/smoltcp/issues/162
sb0 has joined #m-labs
<rjo> bb-m-labs: force build --props=package=openocd conda-all
<bb-m-labs> build #99 forced
<bb-m-labs> I'll give a shout when the build finishes
<bb-m-labs> build #201 of conda-win64 is complete: Failure [failed conda_build] Build details are at http://buildbot.m-labs.hk/builders/conda-win64/builds/201
<bb-m-labs> build #365 of conda-lin64 is complete: Failure [failed anaconda_upload] Build details are at http://buildbot.m-labs.hk/builders/conda-lin64/builds/365
<bb-m-labs> build #99 of conda-all is complete: Failure [failed] Build details are at http://buildbot.m-labs.hk/builders/conda-all/builds/99
attie has quit [Ping timeout: 255 seconds]
attie has joined #m-labs
<sb0> what, xc3sprog found the jtag cable that just arrived in the mail and then the urukul cpld, with just one package installation and the documented detection command?
* sb0 goes buy lottery tickets
<sb0> rjo, what is the simplest way to clock urukul?
<sb0> it doesn't even take 30min to compile, amazing
mumptai has quit [Remote host closed the connection]
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
attie has quit [Ping timeout: 256 seconds]
attie has joined #m-labs
futarisIRCcloud has joined #m-labs
attie has quit [Ping timeout: 248 seconds]
attie has joined #m-labs
<GitHub185> [artiq] hartytp commented on issue #854: > I cannot find it; but I just tried with another RJ45 transceiver that I had planned to use for Kasli, and I got a link.... https://github.com/m-labs/artiq/issues/854#issuecomment-365220222
<GitHub121> [ionpak] sbourdeauducq pushed 1 new commit to master: https://github.com/m-labs/ionpak/commit/9a1d839e19e298e8c019ed3250bf127a879c6155
<GitHub121> ionpak/master 9a1d839 Sebastien Bourdeauducq: update errata
<GitHub19> [migen] sbourdeauducq pushed 2 new commits to master: https://github.com/m-labs/migen/compare/e554f072905c...40721b287667
<GitHub19> migen/master 40721b2 Sebastien Bourdeauducq: genlib/fifo: add AsyncFIFOBuffered
<GitHub19> migen/master 46b5584 Sebastien Bourdeauducq: genlib/fifo: add explanation for SyncFIFOBuffered
<bb-m-labs> build #242 of migen is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/migen/builds/242
<sb0> okay, this makes DRTIO meet timing at 150MHz on Kasli
<sb0> I wonder why Xilinx block RAMs are so slow. inside Intel CPUs there are larger RAMs for things like L1 caches and they're clocked at GHz rates ...
<larsc> if nothing else in the fabric can run that fast no need to invest resources in faster memory
<larsc> ultrascale as ultraram, btw
<larsc> I think it is faster
<larsc> altera startix10 has hyperregisters, I wonder whats next after ultra and hyper
<sb0> still, the clock-to-out delay of BRAM is pretty bad
<larsc> that's why you have the built-in pipelining register
<sb0> it doesn't really work :) on many Xilinx FPGAs it still gives much worse timing than a fabric register connected to the block RAM output
<GitHub67> [smoltcp] dlrobertson commented on issue #162: This is duplicate of #54. It may be best close this and post there. Just so everything is in one place.... https://github.com/m-labs/smoltcp/issues/162#issuecomment-365244004
<GitHub122> [misoc] sbourdeauducq pushed 1 new commit to master: https://github.com/m-labs/misoc/commit/8435d832d4bc3ecded36cc42551deb82e2d3efe8
<GitHub122> misoc/master 8435d83 Sebastien Bourdeauducq: remove obsolete/unused mem.bus_read_only
<bb-m-labs> build #380 of misoc is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/misoc/builds/380
<GitHub196> [smoltcp] canndrew commented on issue #162: Thanks! I'll close this then. https://github.com/m-labs/smoltcp/issues/162#issuecomment-365246073
<GitHub164> [smoltcp] canndrew closed issue #162: Factor wire module out into its own crate? https://github.com/m-labs/smoltcp/issues/162
<GitHub9> [artiq] sbourdeauducq pushed 4 new commits to master: https://github.com/m-labs/artiq/compare/bfdda340fdc6...ab5f397fea26
<GitHub9> artiq/master 96b948f Sebastien Bourdeauducq: remote_csr: add sanity check of CSR CSV type column
<GitHub9> artiq/master 00f42f9 Sebastien Bourdeauducq: rename 'RTM identifier' to 'RTM magic number'...
<GitHub9> artiq/master e67a289 Sebastien Bourdeauducq: examples: add SAWG sines (DAC synchronization test)
<bb-m-labs> build #1191 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/1191
<GitHub190> [misoc] sbourdeauducq pushed 1 new commit to master: https://github.com/m-labs/misoc/commit/684b519a5f664b7e175c0600d2db74d658b417ff
<GitHub190> misoc/master 684b519 Sebastien Bourdeauducq: identifier: use simple CSR registers...
rohitksingh_wor1 has quit [Read error: Connection reset by peer]
sb0 has quit [Quit: Leaving]
rohitksingh has quit [Read error: Connection reset by peer]
rohitksingh has joined #m-labs
<bb-m-labs> build #2037 of artiq is complete: Failure [failed python_coverage_1] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/2037 blamelist: Sebastien Bourdeauducq <sb@m-labs.hk>
<bb-m-labs> build #381 of misoc is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/misoc/builds/381
<GitHub157> [artiq] sbourdeauducq pushed 1 new commit to master: https://github.com/m-labs/artiq/commit/df177bfd5be2264946f060ea625c9f03b6906d76
<GitHub157> artiq/master df177bf Sebastien Bourdeauducq: use new misoc identifier
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
<GitHub81> [smoltcp] le-jzr commented on issue #156: @canndrew You could just define the wrapper type in your user code. I get that your intention is to make smoltcp better according to you own personal preferences, but those don't match the design decisions behind this crate. @whitequark is entirely justified in telling you that you are trying to use the type for something it's not intended for. Yes, you can support all the pos
rohitksingh1 has joined #m-labs
rohitksingh1 has quit [Quit: Leaving.]
<bb-m-labs> build #1192 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/1192
sb0 has joined #m-labs
<bb-m-labs> build #2038 of artiq is complete: Failure [failed python_coverage_1] Build details are at http://buildbot.m-labs.hk/builders/artiq/builds/2038 blamelist: Sebastien Bourdeauducq <sb@m-labs.hk>
<sb0> rjo, if we support 150MHz RTIO, does this need changes to the urukul driver?
<sb0> hm the test passes when run locally
<GitHub7> [artiq] jordens commented on issue #911: AFAICT this is a hidden dependency of cargo on libcurl. See the output. https://github.com/m-labs/artiq/issues/911#issuecomment-365272606
Ishan_Bansal has quit []
Ishan_Bansal has joined #m-labs
attie has quit [Ping timeout: 276 seconds]
attie has joined #m-labs
<GitHub169> [smoltcp] hjr3 commented on issue #160: I spoke to @dlrobertson and the goal is to allow parsing of the 4 common fields in the header and ignore the type specific data. https://github.com/m-labs/smoltcp/issues/160#issuecomment-365301429
acathla has quit [Changing host]
acathla has joined #m-labs
kristianpaul has quit [Quit: Lost terminal]
kristianpaul has joined #m-labs
rohitksingh has quit [Quit: Leaving.]
mumptai has joined #m-labs
<rjo> sb0: clock it from kasli.
<rjo> sb0: no changes needed.
ohsix has quit [Ping timeout: 248 seconds]
mumptai_ has joined #m-labs
<GitHub99> [artiq] jordens pushed 6 new commits to master: https://github.com/m-labs/artiq/compare/df177bfd5be2...b6395a809b60
<GitHub99> artiq/master 7f1bfdd Robert Jordens: ad9910: tweak spi timing for higher speed
<GitHub99> artiq/master 6a66959 Robert Jordens: urukul: proto 8
<GitHub99> artiq/master bc6af03 Robert Jordens: urukul: (proto 7) drop att_le
<rjo> sb0: test_loopback has jumped from ~50ns which i can explain to ~122ns which doesn't make sense.
mumptai_ has quit [Quit: Verlassend]
<bb-m-labs> build #1193 of artiq-board is complete: Success [build successful] Build details are at http://buildbot.m-labs.hk/builders/artiq-board/builds/1193
futarisIRCcloud has joined #m-labs
mumptai has quit [Quit: Verlassend]