<_whitenotifier-3>
[nmigen-boards] whitequark opened issue #1: `python -m nmigen_boards.<board>` should build and program blinky - https://git.io/fjuY3
<_whitenotifier-3>
[m-labs/nmigen] whitequark pushed 1 commit to master [+0/-0/±3] https://git.io/fjuOX
<_whitenotifier-3>
[m-labs/nmigen] whitequark 4310254 - build.res: use ConstraintError iff a constraint invariant is violated.
<cr1901_modern1>
whitequark: I have both
<_whitenotifier-3>
[nmigen-boards] whitequark commented on issue #1: `python -m nmigen_boards.<board>` should build and program blinky - https://git.io/fjuOM
<whitequark>
can you run:
<whitequark>
python3 -m nmigen_boards.tinyfpga_bx
iwxzr has joined #m-labs
<whitequark>
python3 -m nmigen_boards.icestick
<whitequark>
and verify that they're programmed and blink every LED?
<_whitenotifier-3>
[nmigen-boards] whitequark deleted a comment on issue #1: `python -m nmigen_boards.<board>` should build and program blinky - https://git.io/fjuOM
<whitequark>
cr1901_modern1: hang on, not pushed yet
<cr1901_modern1>
works great... all 5 LEDs are blinking at the same time
<whitequark>
excellent, that's icestick, right?
<cr1901_modern1>
yes
<whitequark>
ok, please do tinyfpga next
<_whitenotifier-3>
[m-labs/nmigen] whitequark pushed 3 commits to master [+0/-0/±3] https://git.io/fju3V
<_whitenotifier-3>
[m-labs/nmigen] whitequark 1d3e9c8 - build.plat: allow (easily) overriding with an empty string on Windows.
<_whitenotifier-3>
[m-labs/nmigen] whitequark 63c4123 - build.plat: hide executed commands in quiet builds on Windows.
<_whitenotifier-3>
[m-labs/nmigen] whitequark 3adce21 - build.run: fix product extraction to work on Windows.
<TD-Linux>
fyi iceprog works with icebreaker too
<cr1901_modern1>
whitequark: Works fine on tinyfpga
<whitequark>
cr1901_modern1: thanks!
<cr1901_modern1>
Yea, adding icebreaker is in my plans if someone doesn't do it already
<_whitenotifier-3>
[nmigen-boards] whitequark closed issue #1: `python -m nmigen_boards.<board>` should build and program blinky - https://git.io/fjuY3
<_whitenotifier-3>
[nmigen-boards] whitequark commented on issue #1: `python -m nmigen_boards.<board>` should build and program blinky - https://git.io/fju3o
<_whitenotifier-3>
[nmigen] tdaede opened issue #85: Compat submodules always give "Elaboratable created but never used" traceback - https://git.io/fjuGH
<TD-Linux>
thank you for bearing with me on this btw
<TD-Linux>
whitequark, actually it was even working without the elaboratable silence patch. I didn't even realize yosys and nextpnr ran because of the -q flags
<TD-Linux>
cool, that's the end of the bugs. I have a top.bin
<whitequark>
that doesn't necessarily mean it runs though
<_whitenotifier-3>
[m-labs/nmigen] whitequark pushed 1 commit to master [+0/-0/±1] https://git.io/fjuZT
<_whitenotifier-3>
[m-labs/nmigen] whitequark 4379a5d - hdl.ir: rephrase elaboratable warning to not look like an error.
<TD-Linux>
yeah I'm putting it on hardware right now
<TD-Linux>
I suppose if I was really serious I would make it output verilog and then formally verify that against the migen version
<_whitenotifier-3>
[nmigen] whitequark commented on issue #85: Compat submodules always give "Elaboratable created but never used" traceback - https://git.io/fjuZO
<_whitenotifier-3>
[nmigen] whitequark closed issue #85: Compat submodules always give "Elaboratable created but never used" traceback - https://git.io/fjuGH
<whitequark>
I did mean all but it should make no real difference
<_whitenotifier-3>
[nmigen] whitequark commented on issue #78: Implement XDR buffer factories for all platforms - https://git.io/fjunv
<TD-Linux>
okay I got it to work.... mostly. I had missed a dir="" in one of the Pins in the platform
<TD-Linux>
it's now mostly working but corrupting some data. I'll have it generate verilog and compare to see what went awry
proteusguy has joined #m-labs
rohitksingh has joined #m-labs
rohitksingh has quit [Ping timeout: 245 seconds]
<cr1901_modern1>
what is dir="-"?
<whitequark>
requests a raw pin
<whitequark>
something you can connect to an IO primitive
<cr1901_modern1>
Is this necessary for ice40 b/c of pnr limitations still?
<whitequark>
this has nothing to do with an FPGA family or PNR limitations
<whitequark>
rather, this is necessary each time you want to set the IO buffer parameters yourself
<cr1901_modern1>
Oh, right. In the case of tristates, I thought nmigen would handle this automatically for you to set up the I/O buffer parameters correctly at the RTLIL level
<cr1901_modern1>
ditto w/ diff pairs
<whitequark>
yes, nmigen platform layer includes a lot of these primitives
<whitequark>
but maybe you want something like DDR (the memory interface)
<whitequark>
or a SERDES with strange settings
<cr1901_modern1>
Makes sense now; it's an override for default behavior if you need it
<whitequark>
or a DDR (the 1:2 gearbox) with different latency than the nmigen primitive
cr1901_modern1 has quit [Quit: Leaving.]
cr1901_modern has joined #m-labs
<hartytp>
whitequark: I'm playing with some embedded rust and am hitting a panic on unwrapping an error. Am I right in thinking there is no easy way to figure out where this happened in my code?
<whitequark>
hartytp: you could connect gcc to it
<whitequark>
and break on the panic handler
<whitequark>
err, gdb
<hartytp>
ok thx
m4ssi has quit [Remote host closed the connection]
mumptai has joined #m-labs
rohitksingh has joined #m-labs
<rjo>
hartytp: that's ADC0 terminated (blue), ADC1 high-Z (orange) connected to DAC1 (green) with a P=-0.1 I=10Hz PI loop
rohitksingh has quit [Ping timeout: 248 seconds]
rohitksingh has joined #m-labs
ambro718 has joined #m-labs
<ambro718>
Hi. I cannot figure out from the documentation, what does this do: sync += [signal.eq(signal+1), signal.eq(signal+1)] ? Is signal incremented by one or two?
<ambro718>
In other words are sync assignments blocking or nonblocking?
rohitksingh has quit [Read error: Connection reset by peer]
hartytp_ has joined #m-labs
<hartytp_>
rjo: to check I understand you, the blue line is
<hartytp_>
- ADC0 terminated, but not connected to any source
<hartytp_>
- sampling at ~400kHz (200kHz nyquist)
<hartytp_>
- reading ADC values from Stabilizer via ethernet
<hartytp_>
-rms noise is order 10^(-50/20)*sqrt(250e3)=1.5LSB RMS
<hartytp_>
is that correct?
hartytp_ has quit [Quit: Page closed]
<rjo>
500 kHz, 1.8 LSB rms
hartytp_ has joined #m-labs
<hartytp_>
rjo: nice!
<hartytp_>
rjo: how were you getting the samples out of Stabilizer at 500kSPS?
<rjo>
just ethernet.
<hartytp_>
using which fw?
cr1901_modern has quit [Quit: Leaving.]
hartytp_ has quit [Ping timeout: 256 seconds]
cr1901_modern has joined #m-labs
spyder has joined #m-labs
<rjo>
just my stabilizer firmware hacked to buffer and dump everything
hartytp_ has joined #m-labs
<hartytp_>
rjoL good. I was planning to do something similar. do you still have the code you used for that?