Lofty changed the topic of #prjmistral to: Project Mistral: Yosys (and hopefully nextpnr) on Cyclone FPGAs - https://github.com/ZirconiumX/mistral - logs: https://freenode.irclog.whitequark.org/prjmistral
_whitelogger has joined #prjmistral
fdalleau`` has joined #prjmistral
jevinskie[m] has quit [Ping timeout: 260 seconds]
jevinskie[m] has joined #prjmistral
fdalleau`` has quit [Ping timeout: 272 seconds]
<Sarayan> I have a feeling pytohn i/o is getting buggy on my ass
<jevinskie[m]> Byte<>string issues?
<Sarayan> not sure what's going on
<Sarayan> I'm parsing a 34G file with bit position informations for routing, and somehow it jumps for informtion about node 792693 to 808638
<Lofty> Welp
<Sarayan> the parsing being splits, string matches, that kind of stuff
<Lofty> You're sure you're using integers, right?
<Lofty> If you've got a division in there you get a float result
<Sarayan> oh fuck, it's the file that's broken
<Sarayan> My copy on another computer somehow fucked up, great
<Lofty> Oh :P
<Sarayan> fuck, looks like I have to regen it
<Sarayan> fucking great
<Sarayan> ok, I've mostly added wq's chip
<Sarayan> need some fixes on the LL, as expected
<Lofty> Yay
_whitelogger has joined #prjmistral
<Sarayan> Ok, the ll are fixed
<Sarayan> I guess I should just go on with the routing now
<Lofty> Sarayan: ll?
fdalleau`` has joined #prjmistral
fdalleau`` has quit [Ping timeout: 272 seconds]