Lofty changed the topic of #prjmistral to: Project Mistral: Yosys (and hopefully nextpnr) on Cyclone FPGAs - https://github.com/ZirconiumX/mistral - logs: https://freenode.irclog.whitequark.org/prjmistral
_whitelogger has joined #prjmistral
_whitelogger has joined #prjmistral
_whitelogger has joined #prjmistral
<Lofty> Morning
peeps[zen] has joined #prjmistral
peepsalot has quit [Ping timeout: 265 seconds]
QDX45 has quit [Ping timeout: 256 seconds]
QDX45 has joined #prjmistral
QDX45 has quit [Ping timeout: 246 seconds]
peeps[zen] is now known as peepsalot
<Sarayan> hmmm, the biggest die is 122x116, I could go 7 bits :-)
<Sarayan> Oh fun, looks like the d6_gtf150 is the same die as the sx120f except without the arm
<mwk> "without"
<Sarayan> I mean there are labs/m10k/dsp in the right left area that's used by the arm in the SE variants
<Sarayan> firmware size is the exact same
<mwk> oh ok
<Sarayan> right top, not right left :-)
<chipb> eh...what do you mean "used" by the arm?
<chipb> oh, the physical footprint? I guess that's not crazy.