<shoggoth>
kc8apf: I notice that the xc7a50tfgg484 part is the one that has had the most progress made and so I was searching for a board with that part. The Arty and the Basys-3 seem to have the smaller 35T part.
<awygle>
shoggoth: I'm fairly sure the 35t is internally a 50t
<awygle>
Just with the jtag id fused
<shoggoth>
awygle: ahh... that old trick ;)
<kc8apf>
Yes, that. Old Arty came with 50t. Now come with 35t
<shoggoth>
kc8apf: oh really! interesting
<kc8apf>
Config frames are the same
<kc8apf>
Device ID is different
<shoggoth>
Ok... so I guess I should ask my original question a different way....
<shoggoth>
I know that the reversing of series-7 is still a work in progress, but which board is the best choice to work whith what Clifford and Mathias are producing?
<cr1901_modern>
sorear: I need most of the 6502 addressing modes to keep it efficient space-wise
emeb_mac has joined #yosys
<cr1901_modern>
sorear: Actually I have an even more twisted idea... microcode engine using one of those old 4-bit lfsr-pc based micros
digshadow has quit [Ping timeout: 264 seconds]
emeb has quit [Quit: Leaving.]
shoggoth has quit [Ping timeout: 260 seconds]
digshadow has joined #yosys
digshadow has quit [Ping timeout: 260 seconds]
digshadow has joined #yosys
digshadow has quit [Ping timeout: 264 seconds]
pie__ has quit [Ping timeout: 276 seconds]
digshadow has joined #yosys
seldridge has joined #yosys
AlexDaniel has joined #yosys
dxld has quit [Quit: Bye]
dxld has joined #yosys
oldtopman has quit [Quit: *pouf*]
xrexeon has quit [Remote host closed the connection]
tito_ has joined #yosys
tito_ has quit [Ping timeout: 260 seconds]
dys has joined #yosys
cemerick has quit [Ping timeout: 240 seconds]
maartenBE has quit [Ping timeout: 255 seconds]
maartenBE has joined #yosys
proteusguy has quit [Remote host closed the connection]
leviathan has joined #yosys
leviathan has quit [Remote host closed the connection]
oldtopman has quit [Remote host closed the connection]
oldtopman has joined #yosys
phire has quit [*.net *.split]
FabM has joined #yosys
proteusguy has quit [Remote host closed the connection]
proteusguy has joined #yosys
pie__ has joined #yosys
eduardo_ has joined #yosys
eduardo__ has quit [Ping timeout: 256 seconds]
dys has quit [Remote host closed the connection]
cemerick has joined #yosys
X-Scale has quit [Ping timeout: 260 seconds]
cemerick has quit [Ping timeout: 240 seconds]
X-Scale has joined #yosys
shapr has quit [Ping timeout: 276 seconds]
bubble_buster has quit [Quit: ~]
bubble_buster has joined #yosys
mithro has quit [Quit: ~]
furan-- has quit [Quit: ~]
furan-- has joined #yosys
mithro has joined #yosys
lvrp16 has quit [Quit: ~]
lvrp16 has joined #yosys
cfelton has quit [Quit: ~]
cfelton has joined #yosys
jeandet has quit [Quit: ~]
jeandet has joined #yosys
marex-cloud has quit [Quit: ~]
marex-cloud has joined #yosys
kc8apf has quit [Quit: ~]
kc8apf has joined #yosys
promach__ has joined #yosys
AlexDaniel has quit [Ping timeout: 240 seconds]
dys has joined #yosys
seldridge has joined #yosys
xrexeon has joined #yosys
ralu_ has joined #yosys
ralu has quit [Read error: Connection reset by peer]
digshadow has quit [Ping timeout: 260 seconds]
digshadow has joined #yosys
promach__ has quit [Ping timeout: 264 seconds]
GuzTech has quit [Quit: Leaving]
emeb has joined #yosys
promach__ has joined #yosys
AlexDaniel has joined #yosys
wumpus has joined #yosys
quigonjinn has quit [Ping timeout: 260 seconds]
mazzoo has quit [Ping timeout: 256 seconds]
quigonjinn has joined #yosys
pie__ has quit [Read error: Connection reset by peer]
pie_ has joined #yosys
eightdot_ is now known as eightdot
luismarques has quit [Quit: luismarques]
promach__ has quit [Ping timeout: 256 seconds]
<kc8apf>
shoggoth: Clifford and Mathias are completely independent efforts. Clifford, mithro, digshadow, daveshah, and I are the main contributors to github.com/Symbiflow/prjxray. Fuzzers in that repo do not need a board at all. They do analysis of bitstreams on a host system only. If you want to use the examples of manually creating a bitstream (minitests/roi_harness, minitests/partial_reconfig_flow), either a basys3 or arty will
<kc8apf>
work. We used both when developing those.
q3k has joined #yosys
Sourcerer has joined #yosys
<Sourcerer>
Hi!
<Sourcerer>
Is anyone easily able to convert VHDL to Verilog for consumption with yosys?