<dmin7>
hi, bit of a weird question: are there any logic analyzers (or other hardware products) out there doing sort of "trigger based output filtering", so that you can define certain trigger events, and then you get a 'clean' output with only those events in it?
<ZipCPU>
External or internal to the FPGA?
<dmin7>
external
* ZipCPU
scratches his head
<ZipCPU>
I know digilent's "Digital Discovery" is quite scriptable, but I'm not sure if that necessarily means it does or doesn't do what you are looking to do.
<ZipCPU>
I know from an internal logic analyzer standpoint, the wbscope that I use and its wbscopc (compressed) cousin may both be configured to do what you are asking.
<dmin7>
looks interesting, thx
janrinze has joined #yosys
<mjoldfield>
dmin7 : Could you capture everything and then filter it ?
<ZipCPU>
Wouldn't that require a bigger capture memory?
<mjoldfield>
ZipCPU: Yes, indeed, but you can then do the filtering at your leisure :)
<dmin7>
and you can potentially sample at higher speeds / better resolution, if you know there is not going to be much "signal traffic" and are focused on the timing
<mjoldfield>
I've played with an older version of this https://www.saleae.com which was pleasant for simple stuff.
<tpb>
Title: USB Logic Analyzers from Saleae - (at www.saleae.com)
<dmin7>
(which is kinda what i'm trying to do with the ice40 atm :)
<dmin7>
(also why i want to know if it already exists in that form)
<mjoldfield>
I think there are problems where you want to filter at capture time, and other ones where it's better to grab everything. I suppose it comes down to how complicated the filter needs to be.