kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined #yosys
lf_ has quit [Ping timeout: 240 seconds]
lf has joined #yosys
xtro has quit [Quit: leaving]
X-Scale` has joined #yosys
X-Scale` is now known as X-Scale
X-Scale` has joined #yosys
X-Scale has quit [Ping timeout: 260 seconds]
X-Scale` is now known as X-Scale
cr1901_modern has quit [Read error: Connection reset by peer]
cr1901_modern has joined #yosys
citypw has joined #yosys
aquijoule_ has joined #yosys
richbridger has quit [Ping timeout: 240 seconds]
Degi_ has joined #yosys
Degi has quit [Ping timeout: 265 seconds]
Degi_ is now known as Degi
citypw has quit [Ping timeout: 268 seconds]
_whitelogger has joined #yosys
jfcaron has quit [Quit: jfcaron]
craigo_ has quit [Ping timeout: 264 seconds]
_whitelogger has joined #yosys
emeb_mac has quit [Quit: Leaving.]
vidbina_ has joined #yosys
danvet has joined #yosys
kraiskil has joined #yosys
kraiskil has quit [Ping timeout: 272 seconds]
vidbina_ has quit [Ping timeout: 264 seconds]
kraiskil has joined #yosys
peepsalot has quit [Remote host closed the connection]
peeps[zen] has joined #yosys
craigo_ has joined #yosys
nengel has joined #yosys
vidbina_ has joined #yosys
vidbina_ has quit [Ping timeout: 260 seconds]
Duality has joined #yosys
<Duality>
hi
<Duality>
Question does yosys support CycloneIV ?
<Duality>
i once read about plans or people working on it.
<Duality>
but maybe they were just roumors
<Duality>
rumours*
vidbina_ has joined #yosys
<mwk>
there is a backend
<mwk>
but tbh it's not of a very great quality
<mwk>
as in, I'd be surprised if it works
* cr1901_modern
has a CycloneII board... would be cool if eventually the open tools targeted it, but... prob not gonna happen :(
<Duality>
why is it probably not gonna happen?
<Duality>
I snagged some boards with the processor but maybe i should just throw them out :)
<Duality>
i meen FPGA
<cr1901_modern>
Too many FPGA families, not enough bandwidth. I don't think CycloneII is high priority
kraiskil has quit [Ping timeout: 264 seconds]
_whitelogger has joined #yosys
<mwk>
well tbh if someone makes good tooling for reversing an intel architecture, it's very likely to be easily portable to lots of others
<mwk>
so it's possible at some point we'll have a catch-all all-intel-families project
emeb_mac has joined #yosys
<bzztploink>
isn't everything easy if you make someone else do it? :)
<Duality>
how do you reverse fpga's
<tnt>
Basically you use the vendor tools, generate a very simple design, look at the output, tweak a small thing, compare the new output to the previous one, repeat.
<tnt>
Preferrably in some automated way :p
<tnt>
(or semi-automated I should say)
kraiskil has joined #yosys
nengel has quit [Quit: gone afk]
nengel has joined #yosys
vidbina_ has quit [Ping timeout: 264 seconds]
Thorn has joined #yosys
kraiskil has quit [Ping timeout: 246 seconds]
kraiskil has joined #yosys
mancaus_ has quit [Remote host closed the connection]
mancaus_ has joined #yosys
srk has quit [Ping timeout: 268 seconds]
srk has joined #yosys
vidbina_ has joined #yosys
mancaus_ has quit [Ping timeout: 256 seconds]
tannewt has quit [Read error: Connection reset by peer]
y2kbugger has quit [Read error: Connection reset by peer]