sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
sturmflut__ has joined #m-labs
sturmflut_ has quit [Ping timeout: 264 seconds]
fengling has joined #m-labs
Guest25808 has joined #m-labs
<rjo>
sb0: sim/generic.py is broken since the ConvOutput change
Guest25808 has quit []
fengling has quit [Ping timeout: 276 seconds]
fengling has joined #m-labs
nicksydney has quit [Quit: No Ping reply in 180 seconds.]
cfelton_ has joined #m-labs
nicksydney has joined #m-labs
fengling has quit [Ping timeout: 250 seconds]
cfelton has quit [*.net *.split]
cfelton_ is now known as cfelton
<sb0>
ah damn... how did I miss this one
fengling has joined #m-labs
<GitHub73>
[migen] sbourdeauducq pushed 1 new commit to master: http://git.io/vvILu
<GitHub73>
migen/master c6904f9 Sebastien Bourdeauducq: sim: fix to support ConvOutput
<sb0>
rjo, works now, sorry about that
sturmflut__ has quit [Ping timeout: 264 seconds]
mumptai has joined #m-labs
bhamilton has joined #m-labs
bhamilton has quit [Remote host closed the connection]
<GitHub163>
[misoc] enjoy-digital pushed 4 new commits to master: http://git.io/vvLA9
<GitHub163>
misoc/master 8c722db Florent Kermarrec: liteeth/phy/mii: assign tx_er only if exists (as it's done on GMII)
<GitHub163>
misoc/master ddae41f Florent Kermarrec: liteeth/phy/mii: simplify LiteEthPHYMIITX using Converter
<GitHub163>
misoc/master 4329e3e Florent Kermarrec: liteeth/phy/mii: allow use of MII phy on GMII/MII chips that do not have phy clock provided by the FPGA (tested on KC705)
<GitHub114>
[misoc] enjoy-digital pushed 1 new commit to master: http://git.io/vvtC6