sb0 changed the topic of #m-labs to: ARTIQ, Migen, MiSoC, Mixxeo & other M-Labs projects :: fka #milkymist :: Logs http://irclog.whitequark.org/m-labs
mindrunner_off is now known as mindrunner
mindrunner is now known as mindrunner_off
mindrunner_off is now known as mindrunner
<sb0> ysionneau, better do directly in __init__
<sb0> import PyDAQmx; self.daqmx = PyDAQmx
<sb0> and then access the module functions as self.daqmx.xxx
<sb0> raise e.g. IOError, not Exception directly
cr1901_modern has joined #m-labs
fengling has joined #m-labs
<sb0> or yes, mock module
fengling has quit [Ping timeout: 250 seconds]
fengling has joined #m-labs
fengling has quit [Ping timeout: 264 seconds]
<GitHub126> [artiq] jordens pushed 1 new commit to master: http://git.io/vv5nO
<GitHub126> artiq/master 60baed6 Robert Jordens: wavesynth: get coefficients.py into useable state...
travis-ci has joined #m-labs
<travis-ci> m-labs/artiq#126 (master - 60baed6 : Robert Jordens): The build has errored.
travis-ci has left #m-labs [#m-labs]
<GitHub114> [artiq] sbourdeauducq pushed 1 new commit to master: http://git.io/vv5c2
<GitHub114> artiq/master b972abd Sebastien Bourdeauducq: runtime: fix test mode on UP
travis-ci has joined #m-labs
<travis-ci> m-labs/artiq#127 (master - b972abd : Sebastien Bourdeauducq): The build has errored.
travis-ci has left #m-labs [#m-labs]
sh[4]rm4 has joined #m-labs
sh4rm4 has quit [Ping timeout: 265 seconds]
<GitHub165> [misoc] enjoy-digital pushed 1 new commit to master: http://git.io/vvdWB
<GitHub165> misoc/master 341f635 Florent Kermarrec: litescope: add PCIe driver (mmap/Sysfs) and use it on litepcie example design
fengling has joined #m-labs
<GitHub35> [misoc] enjoy-digital pushed 1 new commit to master: http://git.io/vvdr4
<GitHub35> misoc/master 5a930fe Florent Kermarrec: lite* cores: changes permissions (+x) on make.py files and on litepcie init.sh file
mindrunner is now known as mindrunner_off
cr1901_modern has quit [Ping timeout: 264 seconds]
<GitHub123> [misoc] enjoy-digital pushed 1 new commit to master: http://git.io/vvdFX
<GitHub123> misoc/master 4c0d9f5 Florent Kermarrec: litescope: remove repeat mode on drivers (not useful) and cleanup
cr1901_modern has joined #m-labs
<GitHub149> [artiq] sbourdeauducq pushed 1 new commit to master: http://git.io/vvFfe
<GitHub149> artiq/master 904bcd2 Sebastien Bourdeauducq: runtime: only build liteethif if Ethernet core present
<sb0> whitequark, does ocamlopt work correctly these days? I tested it several years ago and was not impressed
<sb0> e.g. the compiled code would sometimes segfault whereas it works in the interpreter and was correct afaict
<sb0> "if (clear) _45 <= _43; else if (enable) _45 <= _42;"
<sb0> hmm, seems the generated code will be hard to debug.
<sb0> every internal signal is named _number - only ios have readable names
<sb0> it can do synthesis for xilinx, interesting
<whitequark> sb0: that doesn't sound right
<whitequark> ocamlopt definitely did not miscompile a lot a few years ago...
<whitequark> anyway, it's been completely stable as far as I've used it... 3.12..4.02
<whitequark> ack on code being hard to debug, though
travis-ci has joined #m-labs
<travis-ci> m-labs/artiq#128 (master - 904bcd2 : Sebastien Bourdeauducq): The build has errored.
travis-ci has left #m-labs [#m-labs]
defreng has joined #m-labs
<defreng> wow - a lot of people in here :-)
<defreng> who is Sébastien?
<sb0> me
<defreng> hi
<defreng> I'm not sure if you remember me... I'm Alex - we met when you visited Jonathan's group!
<sb0> from Zürich? sure!
<sb0> hi
<defreng> yes :-)
<defreng> I just stumbled over your slides regarding an open source FPGA toolchain
<defreng> they were pretty interesting
<defreng> do you know of any recent developments regarding such a thing?
<sb0> there's yosys, reverse engineering of some old fpga bitstream format (ice40 iirc), and Wolfgang's fpgatools for s6 which has surprisingly received a bit of attention recently
<defreng> Cool! I will have a look at them
<defreng> Btw. Artiq really impressed me. It was the first well designed software architecture I ever saw in a physics related project ;-)
<mumptai> defreng, we share the same perspective on software in physics ;)
<defreng> absolutely - and I sometimes have the feeling that FPGA vendor tools are also written by physicists ;)
<whitequark> ha
SturmFlut has joined #m-labs
<sb0> defreng, ha, thanks :)
fengling has quit [Ping timeout: 272 seconds]
fengling has joined #m-labs
SturmFlut has left #m-labs ["Leaving"]
fengling has quit [Ping timeout: 248 seconds]
<sb0> whitequark, by "a few years ago" I mean 2007 or so
<sb0> i said several, actually
Rhino has joined #m-labs
Rhino is now known as Guest21049
Guest21049 is now known as Alia
Alia has quit [Remote host closed the connection]
Alia has joined #m-labs
Alia has quit [Remote host closed the connection]
<whitequark> that's 3.09... which is kind of ancient today
defreng has quit [Quit: Page closed]
travis-ci has joined #m-labs
<travis-ci> m-labs/artiq#128 (master - 904bcd2 : Sebastien Bourdeauducq): The build failed.
travis-ci has left #m-labs [#m-labs]
Alia has joined #m-labs
Alia has quit [Remote host closed the connection]
Alia has joined #m-labs
Alia has quit [Remote host closed the connection]
Alia has joined #m-labs
<GitHub164> [artiq] gitter-badger opened pull request #16: Add a Gitter chat badge to README.rst (master...gitter-badge) http://git.io/vvbom
Alia has quit [Remote host closed the connection]
Alia has joined #m-labs
<GitHub186> [artiq] jordens closed pull request #16: Add a Gitter chat badge to README.rst (master...gitter-badge) http://git.io/vvbom
Alia has quit [Remote host closed the connection]
Alia has joined #m-labs
Alia has quit [Remote host closed the connection]
Alia has joined #m-labs
Alia has quit []
fengling has joined #m-labs