pie_ has quit [Remote host closed the connection]
pie_ has joined ##openfpga
emeb has left ##openfpga [##openfpga]
Bike has joined ##openfpga
Flea86 has joined ##openfpga
jevinskie has quit [Quit: My MacBook has gone to sleep. ZZZzzz…]
Miyu has quit [Ping timeout: 258 seconds]
jevinskie has joined ##openfpga
X-Scale has quit [Ping timeout: 245 seconds]
X-Scale has joined ##openfpga
jcreus has quit [Ping timeout: 245 seconds]
C_Elegans has joined ##openfpga
_whitelogger has joined ##openfpga
jcreus has joined ##openfpga
<kc8apf> Mixing synthesizable and non-synthesizable concerns seems to be a huge source of trouble in HDLs.
<whitequark> yeah
<kc8apf> Using the same language for code and tests on CPUs is an artifact of CPUs being general purpose.
<kc8apf> Notably, I've never encountered a language feature that can only be used in tests for CPU-focused languages
dj_pi has joined ##openfpga
<kc8apf> HDL is more akin to testing software in a cross-compile scenario.
<whitequark> yeah
jcreus has quit [Ping timeout: 268 seconds]
dj_pi has quit [Ping timeout: 272 seconds]
unixb0y has quit [Ping timeout: 240 seconds]
unixb0y has joined ##openfpga
jevinskie has quit [Ping timeout: 260 seconds]
oeuf has quit [Read error: Connection reset by peer]
oeuf has joined ##openfpga
jevinskie has joined ##openfpga
jevinskie has quit [Ping timeout: 240 seconds]
m_w has joined ##openfpga
jevinskie has joined ##openfpga
pie_ has quit [Remote host closed the connection]
pie_ has joined ##openfpga
uovo has joined ##openfpga
rohitksingh_work has joined ##openfpga
X-Scale` has joined ##openfpga
oeuf has quit [*.net *.split]
X-Scale has quit [*.net *.split]
Bike has quit [*.net *.split]
X-Scale` is now known as X-Scale
Bike has joined ##openfpga
m_w has quit [Ping timeout: 246 seconds]
Bike has quit [Quit: Lost terminal]
jevinskie has quit [Ping timeout: 260 seconds]
jevinskie has joined ##openfpga
jevinski_ has joined ##openfpga
jevinskie has quit [Ping timeout: 250 seconds]
marcan has quit [Quit: Now where's my screwdriver...]
marcan has joined ##openfpga
Miyu has joined ##openfpga
futarisIRCcloud has joined ##openfpga
Miyu has quit [Ping timeout: 245 seconds]
m4ssi has joined ##openfpga
uovo is now known as egg|egg
cr1901_modern has quit [Read error: Connection reset by peer]
Bob_Dole has quit [Ping timeout: 250 seconds]
Miyu has joined ##openfpga
wpwrak has quit [Ping timeout: 250 seconds]
Bob_Dole has joined ##openfpga
wpwrak has joined ##openfpga
cr1901_modern has joined ##openfpga
strfry has joined ##openfpga
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
azonenberg_work has quit [Ping timeout: 260 seconds]
pie_ has quit [Remote host closed the connection]
pie_ has joined ##openfpga
Flea86 has quit [Quit: Goodbye and thanks for all the dirty sand ;-)]
rohitksingh_work has quit [Read error: Connection reset by peer]
<tnt> Is there any way to prevent yosys to infer a SB_RAM40_4K ?
<tnt> Like .. it's a 16x16 ROM ... that's 16 LUTs, I don't want to waste a RAM block for that.
<daveshah> (* mem2reg *)
<tnt> daveshah: Thanks. That did something, but not what I had hoped for :p
<tnt> ERROR: Assert `id2ast == NULL || mem2reg_set.count(id2ast) == 0' failed in frontends/ast/simplify.cc:3231
<daveshah> what is your code?
<tnt> I think mem2reg just doesn't work for initialized ROM and is more for ... ram I guess.
<daveshah> I think it might be `$readmemh` in particular
<tnt> I went with -nobram
<swetland> ice40 dffs always initialize to 0, don't they?
<tnt> yes
<swetland> oh but we're talking LUTs
<swetland> yeah that's weird... treating a set of LUTs as a small ROM seems entirely reasonable
<tnt> Ah yeah. Also, I never rely on DFF init values. If a dff need a reset value I'll have an explicit reset line to it.
jcreus has joined ##openfpga
<swetland> I should stop cheating that way. more portable / safer / etc.
<tnt> Yeah, often I want a way to reset without a reprogram and also I always have a PLL so I can't trust the clock for a while ... and also ice40 bram apparently don't work right for a while after config so have to wait for them anyway.
<swetland> how do you arrange to wait it out? LFOSC? external RC circuit?
<tnt> No, I have a counter that waits for some time before releasing the global reset line.
<swetland> counting external clock ticks?
<tnt> counting ... my clock.
<tnt> It's async reset by the pll_lock output. Then counts to 256 and then release the global reset for all the rest of the logic.
<swetland> gotcha
pie_ has quit [Remote host closed the connection]
pie_ has joined ##openfpga
jcreus has quit [Ping timeout: 246 seconds]
jcreus has joined ##openfpga
rohitksingh has joined ##openfpga
genii has joined ##openfpga
jcreus has quit [Ping timeout: 264 seconds]
jcreus has joined ##openfpga
jcreus has quit [Ping timeout: 260 seconds]
jcreus has joined ##openfpga
SpaceCoaster_ has joined ##openfpga
emeb has joined ##openfpga
SpaceCoaster has quit [Ping timeout: 268 seconds]
jcreus has quit [Ping timeout: 244 seconds]
jcreus has joined ##openfpga
jcreus has quit [Ping timeout: 245 seconds]
zng has quit [Ping timeout: 244 seconds]
edmund_ has joined ##openfpga
edmund has quit [Ping timeout: 246 seconds]
edmund__ has joined ##openfpga
edmund_ has quit [Ping timeout: 244 seconds]
elaforest has quit [Ping timeout: 256 seconds]
wpwrak has quit [Ping timeout: 246 seconds]
zng has joined ##openfpga
zng has quit [Ping timeout: 250 seconds]
zng_ has joined ##openfpga
wpwrak has joined ##openfpga
zng_ has quit [Ping timeout: 268 seconds]
azonenberg_work has joined ##openfpga
rohitksingh has quit [Ping timeout: 250 seconds]
zng has joined ##openfpga
m4ssi has quit [Remote host closed the connection]
rohitksingh has joined ##openfpga
rohitksingh has quit [Ping timeout: 260 seconds]
rohitksingh has joined ##openfpga
ayjay_t has quit [Read error: Connection reset by peer]
ayjay_t has joined ##openfpga
X-Scale has quit [Ping timeout: 240 seconds]
X-Scale has joined ##openfpga
<tnt> mmm, icebram can't take a (x,y) location :/
rohitksingh has quit [Ping timeout: 272 seconds]
jevinski_ has quit [Quit: Textual IRC Client: www.textualapp.com]
<edmund__> Has anyone a contact email adress of Mike? https://github.com/MikePopoloski/slang/wiki/Project-Overview
<cr1901_modern> git commits?
<cr1901_modern> embedded in the git commits*?
<edmund__> no
<sorear> the commit address for that repo would be mike@popoloski.com
<cr1901_modern> Yea I think you have to actually checkout the repo locally to get the addr, but it should be in the log, as I assume that's how sorear got it
<sorear> teeeechnically it's also surfaced in the API without doing a full checkout https://api.github.com/repos/MikePopoloski/slang/commits/HEAD but a checkout is the easy way and it's hidden on the web interface
<pie_> sorear, ah nice, that makes it a bit easier
Flea86 has joined ##openfpga