OmniMancer has quit [Read error: Connection reset by peer]
OmniMancer has joined ##openfpga
lethalbit has quit [Ping timeout: 256 seconds]
lethalbit has joined ##openfpga
hitomi2509 has joined ##openfpga
feuerrot has quit [Ping timeout: 264 seconds]
feuerrot has joined ##openfpga
emeb_mac has quit [Quit: Leaving.]
lethalbit has quit [Ping timeout: 240 seconds]
lethalbit has joined ##openfpga
X-Scale has joined ##openfpga
tlwoerner has quit [Quit: Leaving]
tlwoerner has joined ##openfpga
<omnitechnomancer>
Vivado is so huge :/
<omnitechnomancer>
is there any benefit to the Xilinx Software development tools?
<whitequark>
arguably, the drawback of xilinx synthesis tools is that they let you use xilinx fpgas
<omnitechnomancer>
?
<omnitechnomancer>
I mean specifically the extra bit that I think is for Zynq stuff
<daveshah>
Yeah the SDK is for Zynq or Microblaze softcore stuff
<omnitechnomancer>
If I want to do Zynq things is it reasonable to install it?
<daveshah>
Depends
<daveshah>
baremetal or Linux?
<daveshah>
For the latter it is definitely not needed
<daveshah>
for the former it might be useful, but there may well be better options out there
<omnitechnomancer>
probably linux because I do not feel like fiddling with bare metal arm :P
fibmod has quit [Ping timeout: 258 seconds]
fibmod has joined ##openfpga
<omnitechnomancer>
Ah so for linux one uses other tools? buildroot?
<daveshah>
personally, the last time I did serious Zynq Linux dev I used a combo of buildroot and some custom scripts
<daveshah>
but there are various other options - yocto etc - too
<omnitechnomancer>
I mostly do not want to prod the linux too much and dont want to have to endlessly fiddle to make it work, I want to poke at FPGA stuff that happens to have some interaction with the linux
<omnitechnomancer>
Is it possible to have an AXI interface cross clock domains?
<daveshah>
Yes, AXI CDC is definitely a thing
<daveshah>
I think FIFOs are the classic solution (AXI is essentially a series of streams) but there might be simpler less performant options too
<omnitechnomancer>
Ah, just thinking that I think the access to the PS RAM controller on Zynq is via an AXI interface is it not?
<daveshah>
Yes there are AXI ports in both directions
<omnitechnomancer>
And the thing in the FPGA probably can't run at the same full clock speed
<daveshah>
There is already hard CDC in the Zynq side afaik
<omnitechnomancer>
That is helpful
mumptai has joined ##openfpga
<omnitechnomancer>
I suppose they would have to since most complex FPGA fabric designs are unlikely to run at the several hundred MHz of the hard processor
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined ##openfpga
<omnitechnomancer>
Vivado seems to have decided to stall installing on generating installed device list
<omnitechnomancer>
I located the trouble
<omnitechnomancer>
missing library
<omnitechnomancer>
What does ` mean in System Verilog?
Bike has joined ##openfpga
<whitequark>
preprocessor
<whitequark>
*preprocessor directive
<omnitechnomancer>
Ah yes I see
<omnitechnomancer>
So now I come to the trouble of does Vivado support using parameters from pacakges in system verilog :/
<omnitechnomancer>
hmmm perhaps it wanted it explicitly namespaced
jeanthom has quit [Ping timeout: 258 seconds]
<omnitechnomancer>
it seems happier now that I have qualified the use of the parameter
Sinclair2 has joined ##openfpga
Asu has joined ##openfpga
mumptai has quit [Quit: Verlassend]
CounterPillow is now known as CoronaPillow
CoronaPillow is now known as CounterPillow
emeb has joined ##openfpga
indefini[m] has quit [Ping timeout: 240 seconds]
lambda has quit [Ping timeout: 240 seconds]
indy___ has quit [Ping timeout: 244 seconds]
lethalbit has quit [Ping timeout: 240 seconds]
indy___ has joined ##openfpga
tannewt has quit [*.net *.split]
benreynwar has quit [*.net *.split]
guan has quit [*.net *.split]
nickjohnson has quit [*.net *.split]
unkraut has quit [*.net *.split]
russell-- has quit [*.net *.split]
tannewt has joined ##openfpga
unkraut has joined ##openfpga
nickjohnson has joined ##openfpga
guan has joined ##openfpga
benreynwar has joined ##openfpga
russell-- has joined ##openfpga
indefini[m] has joined ##openfpga
nickjohnson has joined ##openfpga
ormiret has joined ##openfpga
marex-cloud_ has joined ##openfpga
lethalbit has joined ##openfpga
tannewt has joined ##openfpga
guan has joined ##openfpga
lambda has joined ##openfpga
kristianpaul has joined ##openfpga
marex-cloud_ has quit [Ping timeout: 244 seconds]
nickjohnson has quit [Ping timeout: 244 seconds]
ormiret has quit [Ping timeout: 244 seconds]
guan has quit [Ping timeout: 244 seconds]
tannewt has quit [Ping timeout: 244 seconds]
kristianpaul has quit [Read error: Connection reset by peer]
lambda has joined ##openfpga
marex-cloud_ has quit []
hitomi2509 has quit [Quit: Nettalk6 - www.ntalk.de]
Sinclair2 has quit [Quit: Bye Bye]
finsternis has quit [Ping timeout: 240 seconds]
genii has joined ##openfpga
finsternis has joined ##openfpga
OmniMancer has quit [Quit: Leaving.]
m_w has joined ##openfpga
<implr>
omnitechnomancer: for zynq linux i'd recommend figuring out a kernel (and the rest of the bootchain) from yocto or the sdk or w/e
<implr>
and forgetting about userland from any of the 'official' sources
<implr>
just untar a raspbian or arch arm, it'll be fine
<implr>
and you get a normal environment
qu1j0t3 has left ##openfpga ["WeeChat 0.4.3"]
<etrig>
running archlinuxarm on parallella here
<etrig>
might want to run analog devices' kernel tree if you care about hdmi
finsternis has quit [Remote host closed the connection]
awordnot has quit [Quit: Ping timeout (120 seconds)]