_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
Degi_ has joined #litex
Degi has quit [Ping timeout: 256 seconds]
Degi_ is now known as Degi
Skip has quit [Remote host closed the connection]
HoloIRCUser1 has joined #litex
HoloIRCUser has quit [Ping timeout: 250 seconds]
CarlFK has quit [Quit: Leaving.]
CarlFK has joined #litex
_whitelogger has joined #litex
darren099 has quit [Ping timeout: 260 seconds]
<_florent_> somlo: thanks for testing, i still have a couple of things to understand/fix on the ECP5DDRPHY (DQS Preamble/Postamble, understand some latencies, etc...), but i disabled the features that are causing troubles for now.
HoloIRCUser has joined #litex
HoloIRCUser1 has quit [Read error: Connection reset by peer]
CarlFK has quit [Quit: Leaving.]
CarlFK has joined #litex
darren099 has joined #litex
Skip has joined #litex
darren099 has quit [Ping timeout: 250 seconds]
<somlo> _florent_: happy to keep testing -- I've been actively keeping up with upstream for a while now, and plan to keep doing it for the forseeable future (at least until I get 64-bit rocket able to boot a "real" OS from sdcard, spi- or otherwise)
<somlo> It's like washing dishes -- rather than a large sink piled high with dirty dishes, I'd rather clean each one as I'm done with it -- I find it much less depressing that way :D
<somlo> now, tangentially, I've been ignoring yosys, trellis, and nextpnr for a while, might be time to bite the bullet and update, and see what happens :)
FFY00 has quit [Read error: Connection reset by peer]
FFY00 has joined #litex