<cr1901_modern>
To clarify, I didn't _like_ telling said person to "knock it off"; they had valid feedback. But I needed a break and I did a poor job hiding it. Maybe it depends on my mental bandwidth.
<_whitenotifier>
[nmigen] RobertBaruch commented on issue #206: Enhancing the FSM sub-language - https://git.io/JeYMA
<_whitenotifier>
[nmigen] whitequark commented on issue #206: Enhancing the FSM sub-language - https://git.io/JeYMp
<emily>
I think RobertBaruch is making valuable contributions to the language to make it work for large-scale designs and, I mean, whitequark is literally a full-time professional programming language designer/compiler engineer
<emily>
but I agree it can be excessive for personal projects and the like
<emily>
I think issues can be valuable just as a note to any other contributor who might want to come along and do things... but if you're the only person working on it, people's expectations and entitlement can be rough, yeah.
<cr1901_modern>
This was a personal project in my case, yes. And me getting paid to work on it is/was pretty slim.
<cr1901_modern>
>I think RobertBaruch is making valuable contributions to the language to make it work for large-scale designs <-- I also agree with this
<whitequark>
I would be full-time if M-Labs actually paid me for it as a full-time developer, which is not the case
<whitequark>
but otherwise I agree
<_whitenotifier>
[nmigen] RobertBaruch opened issue #208: How do I simulate? - https://git.io/JeYDC
<_whitenotifier>
[nmigen] whitequark commented on issue #208: How do I simulate? - https://git.io/JeYDW
<_whitenotifier>
[nmigen] RobertBaruch commented on issue #208: How do I simulate? - https://git.io/JeYDB
<_whitenotifier>
[nmigen] RobertBaruch closed issue #208: How do I simulate? - https://git.io/JeYDC
<mtrbot-ml>
[mattermost] <sb10q> @astro I should be able to go to the lab today
<mtrbot-ml>
[mattermost] <sb10q> @hartytp is there another board that could be sent to @astro?
<mtrbot-ml>
[mattermost] <sb10q> have you done the analog tests already?
mumptai_ has joined #m-labs
mumptai has quit [Ping timeout: 240 seconds]
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
<_whitenotifier>
[nmigen] programmerjake commented on issue #206: Enhancing the FSM sub-language - https://git.io/JeYSc
kmehall has quit [*.net *.split]
jfng has quit [*.net *.split]
yuriks has quit [*.net *.split]
_whitenotifier has quit [*.net *.split]
whitequark has quit [*.net *.split]
guan has quit [*.net *.split]
larsc has quit [*.net *.split]
awygle has quit [*.net *.split]
larsc has joined #m-labs
whitequark has joined #m-labs
guan has joined #m-labs
yuriks has joined #m-labs
yuriks has joined #m-labs
yuriks has quit [Changing host]
jfng has joined #m-labs
_whitenotifier has joined #m-labs
kmehall has joined #m-labs
awygle has joined #m-labs
_whitelogger has joined #m-labs
<Dar1us>
ugh figured out my problem, the resulting bit file is fine, but the Digilent programming tool doesn't work properly. Programming using impact & hw_server (with the same cable) works
<mtrbot-ml>
[mattermost] <sb10q> @astro power cycled it
<mtrbot-ml>
[mattermost] <sb10q> and checked it works again...
futarisIRCcloud has joined #m-labs
_whitelogger has joined #m-labs
<mtrbot-ml>
[mattermost] <hartytp> @sb10q I only have one left for testing
<mtrbot-ml>
[mattermost] <hartytp> Can’t you send him the one you have?
<mtrbot-ml>
[mattermost] <hartytp> @sb10q working on analog tests, finishing understanding what the code does atm, checking what reg writes there are/need to be etc
<mtrbot-ml>
[mattermost] <hartytp> Getting there
ohsix_ has joined #m-labs
ohsix has quit [Ping timeout: 240 seconds]
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
futarisIRCcloud has joined #m-labs
rohitksingh has quit [Ping timeout: 245 seconds]
Getorix has quit [Ping timeout: 245 seconds]
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
<ZirconiumX>
ValueError: Process 'pcrtc.py:222' sent a request to set signal '(sig synch1_hsvs)', which is not a part of simulation
<ZirconiumX>
What's this supposed to mean?
<whitequark>
well... exactly what it says? it's a signal you neither read nor write anywhere in your design
<whitequark>
so you can't set it from a process.
<ZirconiumX>
Maybe it could be worded a little better?
<ZirconiumX>
"which is not referenced in design", maybe?
<whitequark>
hm, sure
<ZirconiumX>
Also, I caused another bug by being incompetent
<kernlbob_>
A long time ago, migen (classic) had a submodule migen.actor. It was removed from the repo in 2015-09. Was it a bad design? Did something better replace it?