FFY00 has quit [Read error: Connection reset by peer]
FFY00 has joined #nmigen
lkcl has quit [Ping timeout: 265 seconds]
lkcl has joined #nmigen
revolve has quit [Read error: Connection reset by peer]
revolve has joined #nmigen
electronic_eel has joined #nmigen
electronic_eel_ has quit [Ping timeout: 272 seconds]
Degi_ has joined #nmigen
Degi has quit [Ping timeout: 240 seconds]
Degi_ is now known as Degi
PyroPeter_ has joined #nmigen
PyroPeter has quit [Ping timeout: 240 seconds]
PyroPeter_ is now known as PyroPeter
Bertl_oO is now known as Bertl_zZ
pftbest has joined #nmigen
emeb_mac has quit [Quit: Leaving.]
pftbest has quit [Remote host closed the connection]
pftbest has joined #nmigen
pftbest has quit [Remote host closed the connection]
pftbest has joined #nmigen
davidlattimore has quit [*.net *.split]
pftbest has quit [Remote host closed the connection]
pftbest has joined #nmigen
Degi has quit [*.net *.split]
lsneff has quit [*.net *.split]
Lofty has quit [*.net *.split]
_whitenotifier-5 has quit [*.net *.split]
hell__ has quit [*.net *.split]
carlomaragno has quit [*.net *.split]
Ekho has quit [*.net *.split]
TD-Linux has quit [*.net *.split]
whitequark has quit [*.net *.split]
bob_twinkles has quit [*.net *.split]
davidlattimore has joined #nmigen
Ekho has joined #nmigen
TD-Linux has joined #nmigen
carlomaragno has joined #nmigen
whitequark[m] has quit [Ping timeout: 244 seconds]
Degi has joined #nmigen
lsneff has joined #nmigen
Lofty has joined #nmigen
cesar[m]1 has quit [Ping timeout: 244 seconds]
blazra has quit [Ping timeout: 244 seconds]
jfng has quit [Ping timeout: 268 seconds]
pftbest has quit [Ping timeout: 272 seconds]
Ekho has quit [Max SendQ exceeded]
emily has quit [Ping timeout: 268 seconds]
vmedea[m] has quit [Ping timeout: 265 seconds]
whitequark has joined #nmigen
bob_twinkles has joined #nmigen
hell__ has joined #nmigen
_whitenotifier-5 has joined #nmigen
<_whitenotifier-5>
[nmigen-boards] hansfbaier edited pull request #142: Add board support for Terasic de0_nano - https://git.io/Jtiqq
Ekho has joined #nmigen
<_whitenotifier-5>
[nmigen-boards] hansfbaier edited pull request #142: Add board support for Terasic de0_nano - https://git.io/Jtiqq
<_whitenotifier-5>
[nmigen-boards] hansfbaier edited pull request #142: Add board support for Terasic de0_nano - https://git.io/Jtiqq
cesar[m]1 has joined #nmigen
pftbest has joined #nmigen
whitequark[m] has joined #nmigen
jfng has joined #nmigen
vmedea[m] has joined #nmigen
revolve has quit [Read error: Connection reset by peer]
jfng has quit [Ping timeout: 268 seconds]
cesar[m]1 has quit [Ping timeout: 240 seconds]
vmedea[m] has quit [Ping timeout: 246 seconds]
whitequark[m] has quit [Ping timeout: 244 seconds]
revolve has joined #nmigen
blazra has joined #nmigen
emily has joined #nmigen
vmedea[m] has joined #nmigen
cesar[m]1 has joined #nmigen
jfng has joined #nmigen
whitequark[m] has joined #nmigen
pftbest_ has joined #nmigen
pftbest_ has quit [Remote host closed the connection]
pftbest has quit [Read error: Connection reset by peer]
pftbest has joined #nmigen
samlittlewood has quit [Ping timeout: 264 seconds]
samlittlewood has joined #nmigen
pftbest has quit [Remote host closed the connection]
Bertl_zZ is now known as Bertl
<d1b2>
<286Tech> Hey can I access the contents of a Memory combinatorially? I use a Memory as the register file of my riscv processor, and I want to drive 8 leds with the contents of a specific register. Is this possible?
chipmuenk has joined #nmigen
<d1b2>
<DX-MON> if you want the memory to be a block RAM then no, however if you don't mind it being DFF (D-Flip-Flop) resources within the FPGA, then you should be able to combinatorially assign the contents of a memory cell to a signal that goes to your 8 LED pins
<d1b2>
<286Tech> Yes, but how do I actually access the contents of a specific memory cell? I only have read and write ports, but I want to access it directly.
<d1b2>
<286Tech> Is it as easy as "regfile(2)" or something?
pftbest has joined #nmigen
pftbest has quit [Ping timeout: 240 seconds]
<anuejn>
you can create a new read port in the "comb" domain
<anuejn>
and then assign the address you want to read to the addess input of that port
<anuejn>
on the data output you will get the contents of your memory cell
emeb_mac has joined #nmigen
revolve has quit [Read error: Connection reset by peer]
revolve has joined #nmigen
chipmuenk has quit [Quit: chipmuenk]
<_whitenotifier-5>
[nmigen-boards] martinbarez opened pull request #143: ulx3s: fix pin mapping for audio at ring 2 - https://git.io/Jtiaa
<nickoe>
How does one drive some pins as differential, for a clock out?
<agg>
there's a DiffPairs resource type, instead of Pins, which you can use in the platform
<agg>
what that actually does is somewhat platform dependent but hopefully just using DiffPairs in the platform will cause the correct platform-specific code to be generated
<nickoe>
I am on migen, right now though.
<nickoe>
but I see it also has a diffpairs thing
<nickoe>
BUt I don't see that used in any board examples in litex.
<agg>
I don't know about differential outputs in litex, sorry
<nickoe>
Hmm, that do seem to be a nmigen only thing.
<d1b2>
<286Tech> I've implemented more instructions of course but this is the easiest to show visually 😄
<nickoe>
I wonder how to best generate a clock that has 180 phase of another one
<d1b2>
<emeb> inverter?
<nickoe>
should I do it as a comb or sync?
<d1b2>
<emeb> depends on your design & requirements. If you have a faster clock available and you need tight tolerance then doing it sync and re-registering the original clock will ensure they're exactly 180.
<mwk>
nickoe: that very much depends what you need it for
<mwk>
if you're clocking some logic on negative edge, just use neg-edge clock domain instead
<nickoe>
I am trying to generate a differential clock signal to a DAC, I can't use the diff primitive thing because of the voltage levels requried for the other signals on that bank. So I am just hacking in a "differential" signal. I guess just a simple invert in between should be good.
<nickoe>
But using an analog discovery 2... it seems as if the one "scope" input does not really work. mmm
<d1b2>
<emeb> should work - slight phase error due to the delay thru the inverter just shifts the clock phase that the destination will see.
<d1b2>
<emeb> (could change your setup/hold timing a bit)
<hell__>
now I wonder, how are differential clock outputs implemented so that the signals don't get out-of-phase?
<nickoe>
hell__: I gues sit is a current driver
<d1b2>
<emeb> differential drivers usually have some sort of dual-transistor structure that generates both phases with tight timing relations
<nickoe>
or something
<d1b2>
<emeb> think a diff-amp. so you come in with one signal and both the + and - phases are generated from that with the same prop delay.
<d1b2>
<emeb> then at the receive side another diff-amp is used to recover the single-end signal by essentially comparing the + and - phases and toggling at the crossing.
<hell__>
I've played with a DDR3 memory controller, IIRC you can adjust both edges of some signals independently
<hell__>
(on that particular memory controller, that is)
<nickoe>
hell__: did you know that there is a train stop in hell?
<hell__>
I guess there are no return tickets, the trains would melt once they reach that train stop