<mkk_>
[Loester Franco Botelho, skywater-pdk] I am very happy to be able to be participating in the projects.
<mkk_>
I am very satisfied with everything.
<mkk_>
I learned a lot.
<mkk_>
I thank you all.
<mkk_>
[Loester Franco Botelho, skywater-pdk] I thank everyone who has helped me.
lkcl has quit [Ping timeout: 264 seconds]
lkcl has joined #skywater-pdk
ayazar0 has joined #skywater-pdk
ayazar has quit [Ping timeout: 260 seconds]
ayazar0 is now known as ayazar
mkk_ has left #skywater-pdk [#skywater-pdk]
mkk_ has joined #skywater-pdk
lkcl has quit [Ping timeout: 260 seconds]
lkcl has joined #skywater-pdk
mkk_ has left #skywater-pdk [#skywater-pdk]
mkk_ has joined #skywater-pdk
nickoe has quit [Ping timeout: 264 seconds]
nickoe has joined #skywater-pdk
<mkk_>
[Noah Evans, skywater-pdk] Can I bug anyone for advice on how to integrate google’s system verilog parser with yosys? I’ve been digging around verible but I haven’t found any direct links/instructions yet.
m_w has joined #skywater-pdk
<mkk_>
[Russell Friesenhahn, skywater-pdk] Noah, that sounds like no small undertaking. I would probably contact Yosys' creator and maintainer Claire Wolf (https://twitter.com/oe1cxw) to see what would make sense in your approach or if similar work is already being undertaken