futarisIRCcloud has joined #skywater-pdk
ZirconiumX is now known as Lofty
mkk_ has left #skywater-pdk [#skywater-pdk]
mkk_ has joined #skywater-pdk
lkcl has quit [Ping timeout: 260 seconds]
lkcl has joined #skywater-pdk
lkcl has quit [Ping timeout: 246 seconds]
lkcl has joined #skywater-pdk
lkcl has quit [Ping timeout: 240 seconds]
lkcl has joined #skywater-pdk
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
mkk_ has left #skywater-pdk [#skywater-pdk]
mkk_ has joined #skywater-pdk
<mkk_> [Olof Kindgren, skywater-pdk] Hi @mehdi OpenFASOC is very interesting. I haven't had the opportunity to work with analog flows yet but people seems to be excited about it
<mkk_> [Mehdi Saligane, skywater-pdk] Hi @Olof Kindgren -- Great to hear that! It would be really cool to hear what could be improved in my flow (I am trying to set a CI right now).
<mkk_> [Olof Kindgren, skywater-pdk] @mehdi FuseSoC integration would be nice of course :)
<mkk_> [Mehdi Saligane, skywater-pdk] @Olof Kindgren I will check it! I am curious how it could be used for OpenFASOC..
<mkk_> [Olof Kindgren, skywater-pdk] @mehdi My thinking is that people can build a design with FuseSoC where part of it can be generated by OpenFASOC through the FuseSoC generator API
<mkk_> [Olof Kindgren, skywater-pdk] FuseSoC currently has a bunch of generators for turning high-level descriptions into something that the EDA tools natively understand
<mkk_> [Olof Kindgren, skywater-pdk] Example of this would be generating a wishbone or AXI interconnect from a memory map, generating verilog from Chisel, generating $readmemh hex files from C code etc
<mkk_> [Olof Kindgren, skywater-pdk] I know too little yet about the analog flow to see exactly where we can do the integration, but @Klas Nordmark and I are adding support for the OpenLane flow in Edalize, which is the backend used by FuseSoC. So I think it will become clearer down the road. It would be good to already now look at how OpenFASOC can be used in conjunction with this
<mkk_> [Klas Nordmark, skywater-pdk] Yeah, I mean generating and adding analog/mixed signal blocks that aren't built straight from RTL would be part of what we minimally need for a full chip flow anyway, for IO if nothing else
<mkk_> [Mehdi Saligane, skywater-pdk] @Olof Kindgren This sounds great! We do something similar with Socrates to stitch together our SoC (core + using APB/AHB peripherals). The issue is Socrates is an ARM tool (not open source). My understanding is FuseSoC could be used in a similar way?
<mkk_> [Olof Kindgren, skywater-pdk] @mehdi I haven't used Socrates but from what I understand it does a bit more than what FuseSoC does. We can say it like this, FuseSoC contains all the parts needed to build a socrates tool
<mkk_> [Olof Kindgren, skywater-pdk] But it doesn't stitch things together at the toplevel
<mkk_> [Olof Kindgren, skywater-pdk] If you are a software user, I would say FuseSoC is more like apt for debian/ubunt, or pip for python or cargo for rust
<mkk_> [Mehdi Saligane, skywater-pdk] @Olof Kindgren Got it. I will look for some tutorial so I can ask you the right questions. If you have a template of what it should be, please let me know too.
mkk_ has left #skywater-pdk [#skywater-pdk]
mkk_ has joined #skywater-pdk
lkcl has quit [Ping timeout: 246 seconds]
lkcl has joined #skywater-pdk