clifford changed the topic of #yosys to: Yosys Open SYnthesis Suite: http://www.clifford.at/yosys/ -- Channel Logs: https://irclog.whitequark.org/yosys
danieljabailey has quit [Quit: ZNC 1.6.5+deb2build2 - http://znc.in]
danieljabailey has joined #yosys
Kooda has quit [Remote host closed the connection]
swick has quit [Read error: Connection reset by peer]
aynah[m] has quit [Remote host closed the connection]
pointfree1 has quit [Read error: Connection reset by peer]
lok[m] has quit [Write error: Connection reset by peer]
jayaura has quit [Write error: Connection reset by peer]
marbler has quit [Read error: Connection reset by peer]
aynah[m] has joined #yosys
sklv has quit [Quit: quit]
Guest74592 has joined #yosys
pointfree1 has joined #yosys
lok[m] has joined #yosys
swick has joined #yosys
marbler has joined #yosys
Kooda has joined #yosys
gnufan has quit [Quit: Leaving.]
vinny has joined #yosys
<vinny> Hi all. When performing tech mapping, is there a manner to map to a set of gates (e.g. only NOT and OR gates)?
<vinny> I read about the library file. Would a custom library file help with this issue?
<ZipCPU> promach: I managed to get your code to work. Instead of looking up shiftreg[(A)-cnt] and testing the result, I created an index wire, wire [3:0] stop_loc, and assigned this wire to
<ZipCPU> be (A)-loc. The test of assert(shift_reg[stop_loc]==1'b1) then works.
<ZipCPU> vinny, Welcome to the channel.
<vinny> Thank you @ZipCPU
<ZipCPU> vinny: Are you sure there isn't a technology map yet for what you want to do? There are not only iCE40 maps, Xilinx maps, Altera maps, and ASIC maps.
<ZipCPU> Oh, and I forgot the AIGER map, SMT2 map, and ... there's a couple more.
<ZipCPU> Is there something you wish to do that isn't captured by these maps?
<vinny> Where can I locate these tech maps?
<vinny> Also, how do I envoke them in the executable?
<ZipCPU> Have you tried running just "yosys", and then typing help?
<ZipCPU> At the bottom of the help file are a list of commands: write_aiger, write_blif, write_btor, etc.
<ZipCPU> Further up, you can also see some commands synth_coolrunner2, synth_easic, synth_gowin, synth_greenpak4, etc.
<ZipCPU> But, that's not quite the question you asked.
<ZipCPU> You asked where you could locate the techmaps.
<ZipCPU> For that, let me ask, do you have a copy of the yosys source tree available to you?
<vinny> yes.
<ZipCPU> Have you looked in the techlibs directory?
<vinny> I use the executable. But I downloaded the techmap
<vinny> err. I downloaded the source code to analyze the issue I have for the techmap
<ZipCPU> There are also techmaps in the share directory.
<ZipCPU> However, I'm a touch confused at this point ... am I getting you closer, or can you tell me more of what you are looking for and not finding?
<vinny> I would like to perform techmap for a custom sets of gates. Eg. A set consisting of NOT and OR, or a set consisting with NOR.
<vinny> I read that techmap can uses library file to define the target architecture that you wish to map for.
<vinny> I would like to know how I can complete this task with the library file.
<ZipCPU> clifford: Are you available to help here?
<ZipCPU> While I've looked through his code somewhat, and pretended I understood things at various points, he still knows his code better than I do.
<vinny> ok. I am using the executable, I did not compile the code.
<ZipCPU> So, the executable has commands defined within it that prep the code for a particular tech map, and then map it and write the results out.
<vinny> yup. I saw that in the code.
<vinny> I suppose that I can edit the master library file.
<vinny> I noticed that there is no NOR gate.
<vinny> Is it easy to add that gate?
<ZipCPU> I haven't personally done it, so I'm not sure I could answer that question.
<ZipCPU> I know there are those who do so fairly easily, but I've got to believe the devil is in the details.
<vinny> I see.
<vinny> I will look into this further.
<ZipCPU> Sorry I couldn't be of any more help.
<vinny> I will stay logged on in the likelyhood that clifford sees this thread.
<vinny> otherwise, I will be back tomorrow.
<vinny> No worries. thank you.
<ZipCPU> Understand timezones.
<ZipCPU> It's *very* late at night for Clifford. I know he's usually up late, but I'll be a pumpkin within an hour or two.
<vinny> lol. ok. thanks.
<vinny> what time zone is clifford in?
<ZipCPU> I guess my point is, I wouldn't expect much for the next 12 hrs or so.
<ZipCPU> IIRC, he's in Germany.
<ZipCPU> So ... I think it's 3AM there now.
<vinny> ok. thanks.
proteusguy has quit [Ping timeout: 248 seconds]
<vinny> I will ping clifford tomorrow. I did not have much luck.
<vinny> I found the techmap.v in the techlibs/common folder
<vinny> I modified a few items in the file, but no luck.
vinny has quit [Quit: Page closed]
promach_ has joined #yosys
FabM has joined #yosys
<promach_> ZipCPU: I have not checked yesterday IRC log yet. I do not get any reply from my reddit question at https://www.reddit.com/r/yosys/comments/6xiva2/error_using_write_smt2/dsb0cas/ but is it answered by someone here in this channel ?
dys has joined #yosys
eduardo_ has joined #yosys
eduardo__ has quit [Ping timeout: 265 seconds]
sklv has joined #yosys
massi has joined #yosys
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
FabM has quit [Ping timeout: 260 seconds]
_florent_ has quit [Read error: Connection reset by peer]
_florent_ has joined #yosys
<ZipCPU> Yes.
<promach_> ZipCPU: ??
<ZipCPU> Yes.
<promach_> Could you paste the relevant log ?
proteusguy has joined #yosys
proteus-guy has quit [Ping timeout: 248 seconds]
<ZipCPU> promach: I managed to get your code to work. Instead of looking up shiftreg[(A)-cnt] and testing the result, I created an index wire, wire [3:0] stop_loc, and assigned this wire to
<ZipCPU> <ZipCPU> be (A)-loc. The test of assert(shift_reg[stop_loc]==1'b1) then works.
newb_ has joined #yosys
<newb_> hello, anyone used upduino here?
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
<ZipCPU> Welcome to the channel, newb_! Although ... I haven't used upduino.
sklv has quit [Write error: Connection reset by peer]
sklv has joined #yosys
<newb_> ZipCPU: thanks
<newb_> ZipCPU: do you know why the iceprog is using gpio (on rpi) to program the spi? instead of using linux userspace spidev driver
<ZipCPU> No. I don't. I guess I just used it without question.
m_t has joined #yosys
sklv has quit [Ping timeout: 272 seconds]
sklv has joined #yosys
FabM has joined #yosys
m_t has quit [Remote host closed the connection]
m_t has joined #yosys
FabM has quit [Quit: ChatZilla 0.9.93 [Firefox 52.5.0/20171114221957]]
captain_morgan has quit [Read error: Connection reset by peer]
captain_morgan has joined #yosys
dys has quit [Ping timeout: 246 seconds]
dys has joined #yosys
digshadow has quit [Ping timeout: 260 seconds]
massi has quit [Remote host closed the connection]
m_w has quit [Quit: leaving]
digshadow has joined #yosys
m_w has joined #yosys
proteus-guy has joined #yosys
proteus-guy has quit [Ping timeout: 256 seconds]
m_t has quit [Quit: Leaving]
proteus-guy has joined #yosys
proteus-guy has quit [Max SendQ exceeded]
proteus-guy has joined #yosys
proteus-guy has quit [Max SendQ exceeded]
proteus-guy has joined #yosys
pie___ has joined #yosys
pie__ has quit [Ping timeout: 240 seconds]
pie_ has quit [Ping timeout: 240 seconds]
pie___ is now known as pie_
dys has quit [Ping timeout: 264 seconds]
AlexDani` has joined #yosys
AlexDaniel has quit [Ping timeout: 265 seconds]