clifford changed the topic of #yosys to: Yosys Open SYnthesis Suite: http://www.clifford.at/yosys/ -- Channel Logs: https://irclog.whitequark.org/yosys
m_w has quit [Quit: Leaving]
AlexDani` has joined #yosys
AlexDaniel has quit [Ping timeout: 268 seconds]
<qu1j0t3> no.. /me looks
<qu1j0t3> shapr: nice. similar to what i'm using but i assume this isn't 5V?
* qu1j0t3 needs 5V for now
<shapr> oh, I dunno if it's 5v
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
digshadow has quit [Ping timeout: 248 seconds]
vinny has joined #yosys
vinny has quit [Client Quit]
sklv has quit [Remote host closed the connection]
sklv has joined #yosys
<promach_> could yosys-smtbmc handle clock-domain-crossing ?
<promach_> such as asynchronous FIFO /
<promach_> ?
nrossi has joined #yosys
digshadow has joined #yosys
FabM has joined #yosys
dys has quit [Ping timeout: 268 seconds]
dys has joined #yosys
dys has quit [Ping timeout: 240 seconds]
massi has joined #yosys
leviathanch has joined #yosys
pie___ has quit [Ping timeout: 256 seconds]
dys has joined #yosys
eduardo__ has joined #yosys
eduardo_ has quit [Ping timeout: 264 seconds]
proteus-guy has joined #yosys
proteus-guy has quit [Remote host closed the connection]
proteus-guy has joined #yosys
AlexDani` is now known as AlexDaniel
proteus-guy has quit [Remote host closed the connection]
m_t has joined #yosys
massi has quit [Remote host closed the connection]
massi has joined #yosys
massi has quit [Read error: Connection reset by peer]
massi has joined #yosys
massi has quit [Remote host closed the connection]
pie___ has joined #yosys
ZipCPU has quit [Ping timeout: 264 seconds]
pie___ is now known as pie_
ZipCPU has joined #yosys
indy has quit [Quit: ZNC - http://znc.sourceforge.net]
indy has joined #yosys
massi has joined #yosys
pippo has joined #yosys
pippo has quit [Client Quit]
massi has quit [Remote host closed the connection]
massi has joined #yosys
massi has quit [Read error: Connection reset by peer]
massi has joined #yosys
massi has quit [Quit: Leaving]
massi has joined #yosys
seldridge has joined #yosys
sklv has quit [Ping timeout: 255 seconds]
sklv has joined #yosys
eduardo__ has quit [Read error: Connection reset by peer]
clifford has joined #yosys
<ZipCPU> strfry: Can you post an example of your design? The one that was breaking arachne-pnr?
daveshah has joined #yosys
Guest60635 has quit [Remote host closed the connection]
<strfry> ZipCPU: it was based on some Lattice example design, enclosed with all sorts of legalese, so i probably can't just post it to github
<ZipCPU> I'd like to forward it to the developer to work on.
<ZipCPU> Is there a way you can you provide a link to it? Or is it not publicly available?
<strfry> ZipCPU: i don't know if the original design will crash arachne, AFAIR it didn't even synth properly
<strfry> but i can pack and forward you the code
<ZipCPU> That would be wonderful!
massi has quit [Remote host closed the connection]
<strfry> ZipCPU: just a second, doing some cleanups and adding a makefile...
<ZipCPU> Sure!
<awygle> ZipCPU: by "the developer" do you mean cseed? are they active again?
<ZipCPU> No. I mean the current developer of the ice40 tools within yosys, who has also been maintaining arachne-pnr
<ZipCPU> Not sure his screen handle ...
<awygle> ah ok
<strfry> ZipCPU: here you go: http://strfry.org/PDM2PCM.zip
<ZipCPU> Ah ... using his github name, I'll be forwarding your link to daveshah1
<ZipCPU> Looks like I got it! or ... at least the package unzipped successfully ... ;)
<strfry> just so you know, i already abandoned the idea to use UP5K for this project, so it's not directly relevant to me
<ZipCPU> Ok. <sniff> Sorry we couldn't help you faster then.
ar3itrary has joined #yosys
digshadow has quit [Ping timeout: 240 seconds]
FabM has quit [Quit: ChatZilla 0.9.93 [Firefox 52.5.0/20171114221957]]
dys has quit [Ping timeout: 240 seconds]
<daveshah> For the record, I've solved it anyway.
<daveshah> The problem is, DSP cascading with ACCUMCI and SIGNEXTIN isn't supported in arachne-pnr yet
<daveshah> The example doesn't use DSP cascading, but still ties ACCUMCI and SIGNEXTIN to FALSE (0)
<daveshah> This causes arachne-pnr to fail, as it doesn't find these signals in the chipdb - because they're not really signals but tell the placer how to place the DSPs
<daveshah> In the short term, I will fix this in arachne-pnr by ignoring these signals when hard tied to 0, in the long term hopefully I will add DSP cascading support
<daveshah> Until even the short term fix, it can be fixed in the Verilog by commenting out the ACCUMCI and SIGNEXTIN connections
digshadow has joined #yosys
dys has joined #yosys
nrossi has quit [Quit: Connection closed for inactivity]
<daveshah> PR for the simple fix:https://github.com/cseed/arachne-pnr/pull/90
m_w has joined #yosys
ar3itrary has quit [Remote host closed the connection]
ar3itrary has joined #yosys
daveshah has quit [Quit: daveshah]
<strfry> ZipCPU: got nothing to do with the arachne issue, i'm sure that could have been resolved
<ZipCPU> Do you have any remaining issues?
<strfry> oh, it already has been :)
dys has quit [Ping timeout: 240 seconds]
dys has joined #yosys
<shapr> ZipCPU: do you happen to know anything about high voltage serial to parallel chips? I need 400v output
<shapr> and I think I needto drive 128 pins at 400v
<ZipCPU> Ahm, yeah, I know something about them: stay away from high voltage!!!!! That's about all I know, though. ;)
<shapr> haha!
<ZipCPU> At one time I looked into controlling a 120V power line. Most of the solutions I found involved relays.
<ZipCPU> I never tried any of those solutions, though.
<shapr> I bought a nixie 64x64 pixel display from the ukraine
<qu1j0t3> shapr: got a datasheet?
<shapr> qu1j0t3: only in russian
<qu1j0t3> that's okay, i know an electronics genius who is russian
<shapr> oh really?
<qu1j0t3> definitely. I used to work for him. I can enlist his help...
<qu1j0t3> i'm actually curious what this nixie looks like!
<shapr> but this discussion is entirely off-topic on this channel, so ...
<sorear> How much current do you need to source or sink at 0.4kV?
<shapr> sorear: 25 uA for each pixel
<shapr> I got the red and green panel, so I figure that's about 80 watts to fire up 64x64 times two
<awygle> shapr: do your control at low voltage, switch an NPN? (idk much about nixies)
<shapr> yeah, that's the plan
<shapr> SPI display protocol to a microcontroller that drives a pile of transistors
<shapr> I found a chip that does 300v serial to parallel, but I need 400
<awygle> i guess what i meant is why do you need high voltage and serial to parallel simultaneously? low-voltage serial-to-parallel, driving high-voltage transistors
<shapr> that would be perfect, I agree.
<shapr> I hope I can find something like that
<shapr> I'm now looking for high voltage PWM
<shapr> someone suggested a transistor array, but .. do they come in high voltage and blocks of 128?
<awygle> you should be able to do better than 128 lines, right? isn't there a clever thing people do for these kinds of displays?
<shapr> So far I've only seen a pile of transistors: https://www.youtube.com/watch?v=hXe-FHFUHzo
<sorear> Not sure if multiplexing works for nixies. Application note? :)
<awygle> i was thinking of this https://en.wikipedia.org/wiki/Charlieplexing i think
seldridge has quit [Ping timeout: 240 seconds]
<shapr> awygle: oh hey, low voltate serial to high voltage parallel is a thing! and I found a youtube video where someone drives the single color version of that panel at 200v
<shapr> 5v to 300v level shifter! :-D
<awygle> dang
seldridge has joined #yosys
<kc8apf> yeah, Microchip bought Supertex a while back. They had some really interesting HV chips
m_t has quit [Quit: Leaving]
<shapr> lucky me, I can still buy 'em
seldridge has quit [Ping timeout: 246 seconds]
seldridge has joined #yosys
leviathanch has quit [Remote host closed the connection]
digshadow has quit [Ping timeout: 248 seconds]
digshadow has joined #yosys
seldridge has quit [Ping timeout: 248 seconds]