Degi_ has joined ##openfpga
Degi has quit [Ping timeout: 256 seconds]
Degi_ is now known as Degi
emeb has quit [Quit: Leaving.]
SpaceCoaster has quit [Quit: ZNC 1.6.5+deb1+deb9u2 - http://znc.in]
SpaceCoaster has joined ##openfpga
OmniMancer has joined ##openfpga
mumptai_ has joined ##openfpga
mumptai has quit [Ping timeout: 264 seconds]
froztbyte has quit [Quit: Lost terminal]
Bike has quit [Quit: Lost terminal]
<azonenberg> florolf, awygle: yes, it could be done
<azonenberg> but at that point you're talking lots of time in an EM field solver to tune it right
<azonenberg> Which, to be fair, is something i actually did on my last u.fl antenna footprint
<azonenberg> but probably not common
_whitelogger has joined ##openfpga
guan has quit [*.net *.split]
rohitksingh has quit [*.net *.split]
Ultrasauce has quit [*.net *.split]
christiaanb has quit [*.net *.split]
promach3 has quit [*.net *.split]
reportingsjr has quit [*.net *.split]
kmehall has quit [*.net *.split]
GenTooMan has quit [*.net *.split]
awygle has quit [*.net *.split]
azonenberg has quit [*.net *.split]
jeandet has quit [*.net *.split]
guan has joined ##openfpga
Ultrasauce has joined ##openfpga
rohitksingh has joined ##openfpga
promach3 has joined ##openfpga
kmehall has joined ##openfpga
reportingsjr has joined ##openfpga
awygle has joined ##openfpga
jeandet has joined ##openfpga
christiaanb has joined ##openfpga
GenTooMan has joined ##openfpga
azonenberg has joined ##openfpga
emeb_mac has quit [Quit: Leaving.]
Asu has joined ##openfpga
qu1j0t3 has quit [Ping timeout: 250 seconds]
qu1j0t3 has joined ##openfpga
Richard_Simmons has joined ##openfpga
Bob_Dole has quit [Ping timeout: 265 seconds]
Bike has joined ##openfpga
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 256 seconds]
X-Scale` is now known as X-Scale
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
OmniMancer has quit [Quit: Leaving.]
emeb has joined ##openfpga
X-Scale` has joined ##openfpga
X-Scale has quit [Ping timeout: 258 seconds]
X-Scale` is now known as X-Scale
<q3k> The Unpatchable Silicon: A Full Break of the Bitstream Encryption ofXilinx 7-Series FPGAs
<mwk> ... oh, someone beat me to it
<mwk> ... still have my chance with spartan 6
<q3k> fwiw i would find it much more useful to have an s6 open toolchain than to break fpga crypto ^^
<mwk> yeah, figured the same
<ZirconiumX> Yeah the decoded bitstream is not very meaningful if you don't know what it does :P
<q3k> i think people who employ bitstream encryption aren't in it for the anti-RE fector, but the licensing factor
<q3k> i'm sure anti-RE is part of it
<q3k> but this shits in their capitalist cereal anyway
<somlo> I always thought of bitstream encryption as simply another DRM scheme -- it "works" as long as nobody cares enough to break it, and can't scale when literally millions of devices under their owners' control are expected to "collaborate" with the vendor :)
<mwk> *shrug* they still screwed up bigger than necessary
<somlo> yeah, but the point is that it's a quantitative, not qualitative screwup :)
<mwk> I mean, bitstream encryption is perfectly capable of being unbreakable without physically opening the chip
<mwk> this one is not :p
Hoernchen_ is now known as Hoernchen
<somlo> mwk: I'm genuinely curious about this (I'm *not* an FPGA ninja by any means). So, skimming through the paper, there's an AES key loaded onto the fpga by the vendor. My point re. scalability was that this key (or keys, in case they try to vary them to keep an attacker guessing) needs to be in some database, and eventually needs to be handed to the toolchain
<somlo> both the chip and the toolchain are under the physical control of the attacker. How's *can* this be any more scalable or "secure" than any other garden variety DRM scheme (for audio/video media) ever?
<jn__> q3k: anti-cloning perhaps
<jn__> cloning doesn't require RE
<q3k> yeah that's what i meant
<q3k> but words difficult today
<mwk> somlo: no
<daveshah> In any of the remotely secure bitstream encryption variants the key is provided by the person programming the FPGA
<mwk> the key is loaded into the fpga by the bitstream designer, not fpga vendor
<mwk> so the bitstream designer loads their key into the fpgas they're shipping with their bitstream, and they ship the encrypted bitstream in the flash or whatever
<daveshah> There are some less secure modes using baked-in keys, but hopefully noone uses them for anything important
<mwk> since the key cannot be read back from the device, this means you cannot clone the device (you won't be able to use the encrypted bitstream with your own fpga)
<somlo> oh, so it's like a secure bootloader type of thing on PCs (not the crappy baked-in MS key, but rather one that lets the owner pick a key, then be expected to sign the kernel with it)
<mwk> ... I guess? I don't really know how that thing works
<somlo> ok, I think I get it now -- thanks :)
<mwk> but yeah, the whole security shebang is completely up to whoever programs the FPGA
<mwk> they ship from the factory blank, with no crypto material
<somlo> So "Alice" and "Bob" are the developer and the chip, respectively; "Eve" the eavesdropper is the happless end-user, at least in the typical use case :D
<mwk> pretty much
<mwk> except the attack model is not eavesdropping, but tying Bob to a torture rack
<somlo> oblig. xkcd: https://xkcd.com/538/ :D
<kc8apf> Until you go for the "secure" variants of SmartFusion2 or PolarFire. Those have individual keys programmed during wafer test.
<kc8apf> Customers inject their own keys using a database of provisioning keys provided by the vendor in an HSM sent to the customer's factory.
<whitequark> sorry, what
<kc8apf> about SmartFusion2?
<whitequark> yes
<whitequark> this seems very involved
<kc8apf> It is
<kc8apf> it's only for their high-security parts
<whitequark> ah
<kc8apf> they are targeting defense applications
<kc8apf> but I've been researching them along with a few microcontrollers as root of trust devices
<TD-Linux> orange site seems to imply that some devices rely on bitstream encryption for OTA update authentication. this seems insane to me
Lord_Nightmare has quit [Quit: ZNC - http://znc.in]
Lord_Nightmare has joined ##openfpga
<kc8apf> definitely dumb but unsurprising. Lots of people don't understand FPGA threat models
edmund has joined ##openfpga
<edmund> kc8apf: did you recently do the research into root-of-trust options, or in your former company?
<kc8apf> I am currently doing that research
<edmund> kc8apf: https://pqshield.com/ does develop solutions for that.
<edmund> kc8apf: They do have https://pqsoc.com/
<edmund> kc8apf: https://github.com/mjosaarinen is their main developer. Up to now he mainly did encryption reserarch in Oxford.
<edmund> kc8apf: They use Yosys and plan to use SymbiYosys to formally verfy their Verilog designs.
<edmund> kc8apf: He also has some ideas how to use Yosys to automate the generation of cuircuits to defend against side channel attacks.
<edmund> kc8apf: currenlty they do have everyting on FPGA, but plan to do tape outs once NIST did select a PQ standard.
<kc8apf> that's interesting but unlikely to meet our product timeline
<pie_[bnc]> oh yeah lol its a page up in scroll
<pie_[bnc]> sigh
Asu has left ##openfpga ["Konversation terminated!"]
rohitksingh has quit [Ping timeout: 240 seconds]
qu1j0t3 has quit [Ping timeout: 256 seconds]
qu1j0t3 has joined ##openfpga
____ has joined ##openfpga
emeb_mac has joined ##openfpga
<kc8apf> Heh. Meanwhile, one of the two engineers who implemented WBSTAR for Virtex6 told me he's having a bad day
____ has quit [Quit: Nettalk6 - www.ntalk.de]
OmniMancer has joined ##openfpga
zng has quit [Read error: Connection reset by peer]
zng has joined ##openfpga
OmniMancer1 has joined ##openfpga
OmniMancer has quit [Ping timeout: 240 seconds]
rohitksingh has joined ##openfpga
futarisIRCcloud has joined ##openfpga
edmund has quit [Ping timeout: 256 seconds]
<futarisIRCcloud> https://twitter.com/jrenauardevol/status/1251224281071013888 - @fpga_dave in about 16h45m?