<whitequark>
the inverter is there to make a TFF, not to make a negedge DFF
<whitequark>
oh wait
<whitequark>
there are *two* of them
<tnt>
yeah ...
<whitequark>
yeah you're right
<whitequark>
sorry
<whitequark>
was going off a previous version of PR
<tnt>
Also, I was wondering if applying the clk_en to the first FF only wouldn't be better so you don't risk cutting of the ripple in the middle of a cycle.
<whitequark>
yes, I think I mentioned that in the discussion earlier
<whitequark>
it should definitely be applied only to first FF
<whitequark>
not only because of that
<tnt>
ah ok, sorry, didn't catch the whole backlog I guess.
<whitequark>
but also because if you apply it to first FF, you can synchronize that to your input signal, so that you don't have a timing violation between C and E
<whitequark>
since presumably E comes from the main gateware, and C is asynchronous to it
<whitequark>
tnt: not really blaming you, it was a bit scattered
<whitequark>
and I did tell Attie I'll walk them through this design
<yorick>
gods, why is kicad so unpleasant to use <-- undiscoverable keybindings, mostly
<yorick>
and apparently llvmpipe
nicoo has quit [Ping timeout: 240 seconds]
nicoo has joined #glasgow
<d1b2>
<DX-MON> most of the time I've had that happen.. it's because I found I was stuck in Legacy mode again - clicking the Preferences menu option to switch to Modern Toolset (Accelerated) tools fixes the "ahhh, it's so unplesant"
<d1b2>
<DX-MON> (so glad that whole.. mess.. is removed in what will be v6! no legacy, only modern)
<d1b2>
<Attie> @whitequark / @tnt thanks for the comments, good points... I've fixed up the clock edge, and clock enable, and have reworked things so platform produces a single stage.
<d1b2>
<Attie> I can't now, but I'll to test and push later