_florent_ changed the topic of #litex to: LiteX FPGA SoC builder and Cores / Github : https://github.com/enjoy-digital, https://github.com/litex-hub / Logs: https://freenode.irclog.whitequark.org/litex
tpb has quit [Remote host closed the connection]
tpb has joined #litex
pftbest has quit [Remote host closed the connection]
pftbest has joined #litex
miek has quit [Ping timeout: 272 seconds]
pftbest has quit [Ping timeout: 260 seconds]
lf has quit [Ping timeout: 260 seconds]
lf has joined #litex
miek has joined #litex
futarisIRCcloud has joined #litex
mikeK_de1soc has joined #litex
CarlFK has quit [Ping timeout: 256 seconds]
TMM has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM has joined #litex
_franck_1 has joined #litex
_franck_ has quit [Quit: Ping timeout (120 seconds)]
Bertl_oO has quit [Ping timeout: 260 seconds]
_franck_1 is now known as _franck_
Bertl_oO_ has joined #litex
Degi_ has joined #litex
Degi_ is now known as Degi
Degi has quit [Ping timeout: 265 seconds]
futarisIRCcloud has quit [Quit: Connection closed for inactivity]
mikeK_de1soc has quit [Quit: Connection closed]
Bertl_oO_ is now known as Bertl_zZ
rozpruwacz has joined #litex
kgugala has joined #litex
kgugala_ has quit [Ping timeout: 264 seconds]
rozpruwacz has quit [Ping timeout: 260 seconds]
rozpruwacz has joined #litex
<keesj> zyp: what is luna?
<tpb> Title: LUNA: USB Multitool and Gateware Library LUNA documentation (at luna.readthedocs.io)
pftbest has joined #litex
kgugala has quit [Quit: -a- Connection Timed Out]
kgugala has joined #litex
<shorne> somlo: FYI, on my board it seems I am reproducing the block transfer timeout even under the bios, hence sdcard booting is failing, adding printfs in the right place seems to fix it, but not a good solution: https://github.com/enjoy-digital/litex/blob/master/litex/soc/software/liblitesdcard/sdcard.c#L485-L490 (add printfs before each of these calls)
<shorne> I am doing litescope tracing, and have a paper tracing the hole sdcard wiring to understand which wires best to probe, its taken me some time.
pftbest has quit [Remote host closed the connection]
pftbest has joined #litex
<keesj> wow... nice... I used the greatfet in my last security project with great effect but with the hardwork of putting this in migem some funky stuff will be possible
<_florent_> zyp: nice!
<_florent_> shorne: If you have a minimal repro on arty, I can also try to investigate on this.
<zyp> tried hooking up a pair of ACM streams to the bios uart, and it's almost working: https://bin.jvnv.net/file/IGTkx.png :)
<zyp> looking into where I'm dropping bytes now
<_florent_> zyp: How are you connecting it to the BIOS? Just with a UART module and connecting the sink/source streams to the ACM streams?
<zyp> --uart-name stream, and then hooking up self.uart.sink and self.uart.source
<tmbinc> zyp: very nice!
<tmbinc> _florent_: on SDS1104X-E, is the ULPI accessible from PL, do you know?
<tmbinc> or is that on MIO?
<_florent_> zyp: ok thanks, that's similar then. The behaviour could be a bit similar with self.user.source.ready not connected (and always 1), but I assume it is :) so that's probably something else...
<_florent_> self.user.source/self.uart.source
<_florent_> tmbinc: Sorry i don't know it but that would indeed be nice if accessible from the PL
<tmbinc> It would also solve the situation on the SLA1016, which doesn't have ethernet (by default)
<tmbinc> but to be fair, one could just add a UART on some pins somewhere...
<tmbinc> it would also be interesting to have a wishbone-over-USB link :)
<tmbinc> Can LUNA do that already?
<_florent_> tmbinc: BTW, sorry, I've been a bit busy with other things, I haven't yet been able to play with the ADC capture on the SDS1104X-E
<tmbinc> yeah no worry, I'm busy as hell as well :)
<tmbinc> This project sat idle for 3y+ before
<tmbinc> It will survive a few more years
<tmbinc> The SLA1016 though I'm really interested in getting alive because it would solve a real issue for me (namely that all my logic analyzers suck)
<tmbinc> Whereas scope-wise I'm equipped relatively well (and to be fair, the Siglent firmware isn't _that_ bad)
<_florent_> For the SLA1016, while seeing you picture I was also wondering about ethernet
<_florent_> is it possible to add it easily?
<tmbinc> I think so - I think it's "just" missing the PHY and passives
<tmbinc> and the jack of course
<tmbinc> I think it's 100MBit/s only again though
<tmbinc> so maybe just making a USB breakout board/cable may not be a bad idea
<tmbinc> Maybe even to USB host, and then ethernet
<_florent_> ok, with LiteICLink (https://github.com/enjoy-digital/liteiclink) it's possible to bridge wishbone in separate SoCs/Boards and it should probably be possible to run it over the SBUS connector
<_florent_> So connected to the SDS1104X it should probably be possible to just bridge the SDS1104X's wishbone bus to SLA1016's wishbone bus and just control the SLA1016 as we are controlling the SDS1104X
Bertl_zZ is now known as Bertl
<tmbinc> Ah, not using USB then, but the differential IOs?
<tmbinc> Did you see http://me.elitedvb.net/s/66ed5kBjgykrYFN ? (rough pinout description)
<tpb> Title: Nextcloud (at me.elitedvb.net)
<tmbinc> TL;DR it's ~6.8V power, USB, 3 diff pairs for which one is used for refclk (25MHz), trig in, and one unknown (likely trig out), as well as a few single ended IOs
<tmbinc> The SBUS cable is 1:1 except for pin 4 and 7 swapped, so a regular HDMI cable won't work
<tmbinc> (Plus a regular HDMI cable would not have the right pairs)
<_florent_> Thanks interesting, USB would probably be more interesting in standalone and LiteICLink when coupled with another board
pftbest has quit [Remote host closed the connection]
pftbest has joined #litex
FFY00_ has quit [Remote host closed the connection]
pftbest_ has joined #litex
pftbest has quit [Ping timeout: 265 seconds]
TMM has quit [Quit: https://quassel-irc.org - Chat comfortably. Anywhere.]
TMM has joined #litex
FFY00_ has joined #litex
Claude has quit [Disconnected by services]
rektide has joined #litex
acathlaway has joined #litex
acathla has quit [Ping timeout: 256 seconds]
vup has quit [Ping timeout: 256 seconds]
rektide_ has quit [Ping timeout: 256 seconds]
vup has joined #litex
Claude has joined #litex
acathlaway is now known as acathla
rj has joined #litex
<somlo> shorne: it makes sense that *timing* differences will trigger (or mask) the symptoms; it's just that when I tried to force the symptoms in the bios (by sprinkling extra delay loops into liblitesdcard/sdcard.c) I was unsuccessful; with Litex/Rocket I can only see it under Linux...
Bertl is now known as Bertl_oO
rozpruwacz1 has joined #litex
rozpruwacz has quit [Ping timeout: 265 seconds]
rozpruwacz1 has quit [Ping timeout: 260 seconds]
rozpruwacz has joined #litex
mikeK_de1soc has joined #litex
rozpruwacz has quit [Ping timeout: 245 seconds]
rozpruwacz has joined #litex
rozpruwacz has quit [Quit: Leaving.]
mikeK_de1soc has quit [Ping timeout: 240 seconds]
rozpruwacz has joined #litex
shorne has quit [Ping timeout: 276 seconds]
pftbest_ has quit [Read error: Connection reset by peer]
pftbest has joined #litex
cr1901_modern has quit [Quit: Leaving.]
rj has quit [Ping timeout: 268 seconds]
<zyp> I didn't realize the entirety of luna ran in the usb phy domain, adding cdc to the streams solved the problem: https://bin.jvnv.net/file/gw6KE.png :)
pftbest has quit [Remote host closed the connection]
pftbest has joined #litex
shorne has joined #litex
rj has joined #litex
rj has quit [Ping timeout: 268 seconds]
rj has joined #litex
rj has quit [Ping timeout: 268 seconds]
shorne has quit [Ping timeout: 245 seconds]
shorne has joined #litex
rj has joined #litex
cr1901_modern has joined #litex
lkcl_ has quit [Ping timeout: 246 seconds]
shorne has quit [Ping timeout: 260 seconds]
rj has quit [Ping timeout: 268 seconds]
rj has joined #litex
lkcl_ has joined #litex
rj has quit [Ping timeout: 268 seconds]
rj has joined #litex
rozpruwacz has quit [Ping timeout: 260 seconds]
rozpruwacz has joined #litex
rj has quit [Ping timeout: 268 seconds]
rj has joined #litex
shorne has joined #litex