clifford changed the topic of #yosys to: Yosys Open SYnthesis Suite: http://www.clifford.at/yosys/ -- Channel Logs: https://irclog.whitequark.org/yosys
N2TOH_ has joined #yosys
N2TOH has quit [Ping timeout: 240 seconds]
maartenBE has quit [Ping timeout: 240 seconds]
maartenBE has joined #yosys
jmamish has joined #yosys
Degi has quit [Ping timeout: 258 seconds]
Degi has joined #yosys
craigo has joined #yosys
u0m3 has quit [Remote host closed the connection]
citypw has joined #yosys
matthuszagh has joined #yosys
<matthuszagh> hi. I've read and optimized a set of verilog modules with yosys. I then write the modules back to verilog with `write_verilog` and then attempt to include them in a design that I synthesize with vivado. However, vivado is complaining about the yosys-generated verilog file. Has anyone else experienced anything like this? Is this normal?
<matthuszagh> If you're wondering why I'm using such a strange procedure (i.e. why not just synthesize the modules from the start with vivado) I'd be happy to provide further context
<matthuszagh> i can use synth_xilinx before write_verilog and that almost works (though I get another error), but I was hoping for verilog output that doesn't contain xilinx-specific instantiations that I could synthesize and simulate
<matthuszagh> If I don't use synth_xilinx I get weird errors like "illegal operand for operator ~", where it's referring to `assign _0256_ = ~sel_i;`
<matthuszagh> seems like a totally valid verilog statement to me, so I'm not sure why it complains
citypw has quit [Quit: Leaving]
citypw has joined #yosys
<Forty-Bot> daveshah: I think your first suspicion may be correct; this design has a lot of constant 1s to make the carry chains work
<Forty-Bot> however, that doesn't really explain the difference in adder frequency
<Forty-Bot> wrt your second concern, I was running icetime with -i, so there should be no difference there
flaviusb has joined #yosys
proteusguy has joined #yosys
xtro has quit [Ping timeout: 256 seconds]
craigo has quit [Ping timeout: 260 seconds]
Asu has joined #yosys
craigo has joined #yosys
evil_chuck has joined #yosys
pacak has quit [Remote host closed the connection]
pacak has joined #yosys
kraiskil has joined #yosys
<whitequark> matthuszagh: you should minimize the verilog file that causes errors and share it
gary has joined #yosys
gary is now known as Guest30238
elfGamal has joined #yosys
kraiskil has quit [*.net *.split]
maartenBE has quit [*.net *.split]
Cerpin has quit [*.net *.split]
elGamal has quit [*.net *.split]
bufzi has quit [*.net *.split]
alexhw has quit [*.net *.split]
gtw has quit [*.net *.split]
Cerpin_ has joined #yosys
maartenBE has joined #yosys
kraiskil has joined #yosys
dormito has joined #yosys
<dormito> I've noticed that nextpnr-ice40's timing estimate (and pass/fail result) can be wildly different from icetime's timing result. Is one more accurate than the other?
m4ssi has joined #yosys
<Forty-Bot> and I have determined that the reason icetime was giving such different numbers was because it was assuming an lp device
<Forty-Bot> dormito: I had the same problem yesterday ^
<dormito> hmm I'm explicitly specifying (to both nextpnr and icetime) an lp8k
citypw has quit [Ping timeout: 240 seconds]
emeb has joined #yosys
m4ssi has quit [Remote host closed the connection]
xtro has joined #yosys
N2TOH has joined #yosys
N2TOH_ has quit [Ping timeout: 264 seconds]
SpaceCoaster has quit [Ping timeout: 265 seconds]
allenlorenz has joined #yosys
Asu has quit [Remote host closed the connection]
anishathalye has joined #yosys
kraiskil has quit [Ping timeout: 258 seconds]
xtro has quit [Remote host closed the connection]
xtro has joined #yosys
emeb has quit [Read error: Connection reset by peer]
SpaceCoaster has joined #yosys
craigo has quit [Ping timeout: 256 seconds]
kraiskil has joined #yosys
tpb has joined #yosys
Stary has quit [Quit: ZNC - http://znc.in]
Stary has joined #yosys
tpb has quit [Ping timeout: 256 seconds]
kraiskil has quit [Ping timeout: 256 seconds]
lf_ has quit [Ping timeout: 256 seconds]
lf has joined #yosys