kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined #yosys
citypw has joined #yosys
az0re has quit [Remote host closed the connection]
AdamHorden has quit [Ping timeout: 256 seconds]
AdamHorden has joined #yosys
Asu has joined #yosys
Asu has quit [Client Quit]
Asu has joined #yosys
SpaceCoaster_ has quit [Quit: ZNC 1.7.2+deb3 - https://znc.in]
SpaceCoaster has joined #yosys
X-Scale` has joined #yosys
X-Scale has quit [Ping timeout: 240 seconds]
X-Scale` is now known as X-Scale
cr1901_modern has quit [Read error: Connection reset by peer]
cr1901_modern has joined #yosys
emeb has joined #yosys
futarisIRCcloud has joined #yosys
AdamHorden has quit [Ping timeout: 256 seconds]
AdamHorden has joined #yosys
Vuokko has joined #yosys
<Vuokko>
Hi!
citypw has quit [Ping timeout: 240 seconds]
<Vuokko>
I have relaatively small problem. I need to do some about 60 volts switching matrix and it will be cominatorial logic. Can yosys synthesize this to discrete transistors?
<mwk>
not really, but it can synthesize it to standard CMOS cells
<mwk>
which can then trivially be broken down to transistors
<Lofty>
Not even that
<Lofty>
Yosys can either use Liberty cells
<Lofty>
So if you write your own liberty cells, you can get a netlist
<Lofty>
For example, I wrote a Liberty cell library for the 7400 logic family
<Vuokko>
OK. I think I have seen that blog post
<Lofty>
That hackaday article was on me and pepijndevos, yeah
<sorear>
I'm a little unsure what you're trying to do, yosys will automate the process of telling you what logic gates to use to implement something described in verilog, but that's mostly useful if you have hundreds of them
<Vuokko>
The system goes like this: I have an FPGA and there is my quick real time system. It is also the last place where I have pins left and those aren't just enough either. So I could make the last logic part with the power supply after all I'm controlling it
<Lofty>
Partitioning logic is a tricky problem
<Vuokko>
thanks for solving my problem. I totally forgot shift registers and latches in 7400 logics.I can solve with that my current problem.
<Lofty>
Well, Yosys can't really map either
<Lofty>
Latches are difficult because they're combinational
<Vuokko>
but I also took a look at the the 7400-liberty project... I could try to write a tedax exporter for using pcb-rnd. do you have any json file available? I believe kicad exporter uses that
<Lofty>
Vuokko: Yosys' write_json does exactly that
<Vuokko>
I'm just lazy as I don't have yousys installed on this computer :) so that's why I asked for a file
Asu has quit [Quit: Konversation terminated!]
Asu has joined #yosys
Asu has quit [Client Quit]
Asu has joined #yosys
cr1901_modern has quit [Quit: Leaving.]
cr1901_modern has joined #yosys
DaKnig has joined #yosys
X-Scale` has joined #yosys
X-Scale has quit [Ping timeout: 240 seconds]
X-Scale` is now known as X-Scale
az0re has joined #yosys
Asu has quit [Read error: Connection reset by peer]
emeb has quit [Ping timeout: 265 seconds]
emeb has joined #yosys
FFY00 has quit [Read error: Connection reset by peer]