az0re has quit [Remote host closed the connection]
SpaceCoaster has quit [Ping timeout: 244 seconds]
ZipCPU has quit [Excess Flood]
ZipCPU has joined #yosys
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined #yosys
emeb_mac has quit [Quit: Leaving.]
az0re has joined #yosys
m4ssi has joined #yosys
kristianpaul has quit [Read error: Connection reset by peer]
kristianpaul has joined #yosys
Asu has joined #yosys
m4ssi has quit [Ping timeout: 260 seconds]
m4ssi has joined #yosys
N2TOH_ has quit [Ping timeout: 260 seconds]
citypw has joined #yosys
citypw has quit [Remote host closed the connection]
citypw has joined #yosys
<tnt>
I'm not sure how 'specify' works in the ice40 cells_sim, but in SB_RAM40_4KNR for instance that has reads on the falling edge of the clock, should all the `specify` lines use negedge instead of posedge ?
<daveshah>
Really it's only purpose is for abc9, and I don't know if that even understands clock edges
<daveshah>
For timing simulations it might well need to be negedge, but they haven't really been tested much anyway
citypw has quit [Ping timeout: 240 seconds]
<tnt>
also looking at the numbers it's interesting to see the up5k is actually faste ck-to-out for EBR than the HX ?
<daveshah>
Yeah
<daveshah>
Maybe it's a newer version of the memory compiler or something
Asu has quit [Ping timeout: 240 seconds]
N2TOH has joined #yosys
emeb has joined #yosys
emeb has quit [Remote host closed the connection]
emeb has joined #yosys
m4ssi has quit [Remote host closed the connection]
Asu has joined #yosys
jakobwenzel has quit [Quit: jakobwenzel]
emeb_mac has joined #yosys
<tnt>
Anyone familiar with riscv-formal ? I've run the picorv32 tests from the quickstart guide, 2 of them failed but it's a known issue but then reg_ch0 is just taking forever. It's at ~ 40 min now while the other 60 tests finished (all together) in ~ 10 min total.